

GigaDevice Semiconductor Inc.

GD30LD1002x 1.2A, 6.5V, Low Input Volatge, LDO

Datasheet



Table of Contents

Та	ble c	of Contents2
Lis	st of	Figures4
Lis	st of	Tables5
1	Fea	atures6
2	Ар	plications6
3	Ge	neral description6
4	De	vice overview7
2	l.1	Device information7
4	1.2	Block diagram7
2	1.3	Pinout and pin assignment8
4	1.4	Pin definitions8
5	Fu	nctional description9
5	5.1	Output Voltage Setting9
5	5.2	Chip Enable Operation9
5	5.3	Recommended device selection
	5.3. 5.3.	
5	5.4	Undervoltage Lockout (UVLO)10
Ę	5.5	Power Dissipation (P _D)11
6	Ele	ectrical characteristics
e	5.1	Absolute maximum ratings12
e	6.2	Recommended Operating Conditions12
e	6.3	Electrical sensitivity
e	6.4	Electrical Specifications
e	6.5	Typical Characteristics15
7	Тур	pical application circuit
8	Lay	yout guideline
9	Pa	ckage information23
ç	9.1	DFN8 package outline dimensions23
g	9.2	Thermal characteristics25
		2



GD30LD1002x Datasheet

10	Ordering information	26
11	Revision history	27



List of Figures

Figure 4-1 Block diagram for GD30LD1002x	. 7
-igure 4-2 GD30LD1002x DFN8 pinouts	. 8
Figure 5-1 Typical UVLO Operation	10
Figure 7-1 Typical GD30LD1002x application circuit with adjustable resistance	21
Figure 8-1 Typical GD30LD1002x layout guideline	22
Figure 9-1 DFN8 package outline	23
Figure 9-2 DFN8 recommend Footprint	24



List of Tables

7
8
10
12
12
13
13
21
23
26
27



1 Features

- Input Voltage Range, 1.4 V to 6.5 V
- Output Voltage Range, 0.5 V to 5.2 V, Set by a Resistor Divider
- Accurate Output Voltage Accuracy: 1%, Over Line, Load and Temperature
- Ultra Low Dropout Voltage: Maximum 200 mV at 1.2A
- Load and Temperature
- Current Limit Function
- Short Circuit Protection
- Enable Function

2 Applications

- Wireless Infrastructure
- Telecom/Networking Cards
- Industrial Application
- Set Top Box
- Medical Equipment
- Notebook Computers
- Battery Powered Systems

3 General description

The GD30LD1002x is a high-current, high accuracy, low-dropout linear regulator (LDO) capable of sourcing 1.2A with extreme low dropout (max, 200mV).

The device output voltage is adjustable from 0.5 V to 5.2 V using the external resistor divider. The device supports input supply voltage as low to 1.4 V. Additionally, the GD30LD1002x has an enable pin to further reduce power dissipation while shutdown.

The GD30LD1002x provides excellent regulation over variations in line, load and temperature. The output voltage can be set by an external divider depending on how the FB pin is configured.

The device is fully specified over the temperature range of $T_J = -40^{\circ}C$ to $125^{\circ}C$ and is offered in a DFN8(Exposed Pad) package.



4 Device overview

4.1 Device information

Table 4-1 Device information for GD30LD1002x

Part Number	Package	Function	Description
GD30LD1002x	DFN8		1.2A Low input voltage, low dropout
GD30LD1002X	DEINO	With enable pin(EN)	LDO regulator

4.2 Block diagram





Figure 4-1 Block diagram for GD30LD1002x



4.3 Pinout and pin assignment

Figure 4-2 GD30LD1002x DFN8 pinouts



4.4 Pin definitions

Table 4-2 GD30LD1002x DFN8 pin definitions

Pin Name	Pins	Pin Type	Functions description
NC	1,6,8	—	These pins are not connected to silicon.
OUT	2	0	Output of the Regulator. A minimum of 10μ F ceramic capacitor should be placed at this pin. The larger ceramic capacitor (10μ F or greater) is stable.
FB	3	I	Feedback Voltage Input . This pin is used to set the desired output voltage via an external resistive divider. The feedback reference voltage is 0.5V typically.
EN	4	I	Enable Control Input . Connecting this pin to logic high enables the regulator, and driving this pin low puts it into shutdown mode.
GND	GND 5		Ground . The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
VIN	7	I	Supply Input . A minimum of 10µF ceramic capacitor should be placed as close as possible to this pin for better noise rejection.
GND	9(EPAD)	G	Device power ground.

Notes:

1. Type: I = input, O = output, G = Ground.



5 Functional description

5.1 Output Voltage Setting

The output voltage of the GD30LD1002x can be set by external resistors to achieve different output targets.

By using external resistors, the output voltage is determined by the values of R1 and R2 as shown in Figure 7-1. The values of R1 and R2 can be calculated for any voltage value using the following formula:

$$V_{\text{OUT}} = V_{\text{FB}} \times \left(1 + \frac{R_1}{R_2}\right)$$

5.2 Chip Enable Operation

The GD30LD1002x goes into sleep mode when the EN pin is in a logic low condition. In this condition, the pass transistor, error amplifier, and band gap are all turned off, reducing the supply current to only 25uA(max). The EN pin can be directly tied to keep the part on.

5.3 Recommended device selection

5.3.1 CIN and COUT Selection

The GD30LD1002x is designed to support low-series resistance (ESR) ceramic capacitors. It is recommended to use ceramic capacitors with X7R, X5R, and C0G-rated ceramic capacitors to get good capacitive stability across different temperatures.

However, the capacitance of ceramic capacitors varies with operating voltage and temperature, and the design engineer must be aware of these characteristics. Ceramic capacitors are usually recommended to be derated by 50%. A 10μ F or greater output ceramic capacitor is suggested to ensure stability. Input capacitance is selected to minimize transient input drop during load current steps. For general applications, an input capacitor of at least 10μ F is highly recommended for minimal input impedance. If the trace inductance between the GD30LD1002x input pin and power supply is high, a fast load transient can cause V_{IN} voltage level ringing above the absolute maximum voltage rating which damages the device. Adding more input capacitors is available to restrict the ringing and keep it below the device absolute maximum ratings.

Generally, a 10μ F 0805-sized ceramic capacitor in parallel with two 10μ F 0805-sized ceramic capacitor ensures the minimum effective capacitance at high input voltage and high output voltage requirement. Place these capacitors as close to the pins as possible for



optimum performance and to ensure stability.

5.3.2 Feed-Forward Capacitor(CFF) Selection

Although a feed-forward capacitor (C_{FF}) from the FB pin to the OUT pin is not required to achieve stability, a 10nF external feed-forward capacitor optimizes the transient, noise, and PSRR performance. A higher capacitance C_{FF} can be used; however, the start-up time is longer and the power-good signal can incorrectly indicate that the output voltage is settled.

5.4 Undervoltage Lockout (UVLO)

The UVLO circuits ensure that the device stays disabled before its input reach the minimum operational voltage range, and ensures that the device properly shuts down when either the input collapses. Figure 5-1 and Table 5-1 explain one of the UVLO circuits being triggered to various input voltage events, assuming $V_{EN} \ge V_{IH(EN)}$.

Figure 5-1 Typical UVLO Operation




Table 5-1 Typical UVLO Operation Description

Region	EVENT	VOUT STATUS	COMMENT			
А	Turn on, $V_{IN} \ge V_{UVLO_1,2(IN)}$ and	Off	Startup			
В	Regulation	On	Regulates to target Vout			
С	Brown out, $V_{IN} \ge V_{UVLO_{1,2}(IN)} - V_{HYS_{1,2}(IN)}$	On	The output can fall out of regulation but the device is still enabled			
D	Regulation	On	Regulates to target Vout			
E	Brown out Vin < Vuvlo(in) - Vhys(in)	Off	The device is disabled and the output falls because of the load and active discharge circuit. The device is reenabled when the UVLO fault is			



GD30LD1002x Datasheet

			removed when either the IN rising		
			threshold is reached by the input a		
			normal start-up then follows		
F	Regulation	On	Regulates to target Vout		
G	Turn off,	Off	The output falls because of the load and		
G	$V_{IN} < V_{UVLO(IN)} - V_{HYS(IN)}$	OI	active discharge circuit.		

Similar to many other LDOs with this feature, the UVLO circuits take a few microseconds to fully assert. During this time, a downward line transient below approximately 0.8V causes the UVLO to assert for a short time; however, the UVLO circuits do not have enough stored energy to fully discharge the internal circuits inside of the device. When the UVLO circuits are not given enough time to fully discharge the internal nodes, the outputs are not fully disabled.

The effect of the downward line transient can be mitigated by using a larger input capacitor to increase the fall time of the input supply when operating near the minimum V_{IN}.

5.5 Power Dissipation (P_D)

Circuit reliability demands that proper consideration is given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

Power dissipation in the regulator depends on the input-to-output voltage difference and load conditions.

$$\mathbf{P}_{\!\mathsf{D}} = \left(\mathbf{V}_{\!\mathsf{IN}} - \mathbf{V}_{\!\mathsf{OUT}} \right) \times \mathbf{I}_{\!\mathsf{OUT}} + \mathbf{V}_{\!\mathsf{IN}} \times \mathbf{I}_{\!\mathsf{GND}}$$

 $V_{IN} \times I_{GND}$ represents the static power consumption of the LDO, the value is relatively small and can be ignored. An important note is that power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the device allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature (T_J) for the device. Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance (θ_{JA}) of the combined PCB, device package, and the temperature of the ambient air (T_A).

$$\begin{split} T_{J} &= T_{A} + \theta_{JA} \times P_{D} \\ I_{OUT} &= \left(T_{J} - T_{A}\right) / \left[\theta_{JA} \times \left(V_{IN} - V_{OUT}\right)\right] \end{split}$$



6 Electrical characteristics

6.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 6-1 Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit					
Voltago	IN, EN, OUT	-0.3	7.0	V					
Voltage	FB	-0.3	3.6	V					
Current	OUT	Internall	А						
	Thermal characteristics								
T _{stg}	Storage temperature -65 150								

6.2 Recommended Operating Conditions

Symbol	Parameter		Тур	Max	Unit
Vin	Input voltage range	1.4	_	6.5	V
Vout	Output voltage range	0.5	_	5.2	V
V _{EN}	Enable Voltage range	0	_	6.5	V
Ιουτ	Output current	0	_	1.2	А
CIN	Input capacitor		10		uF
Соит	Output capacitor	_	10	_	uF
TJ	Operating junction temperature	-40	_	125	°C

Table 6-2 Recommended Operating Conditions



6.3 Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample.

Symbol	Parameter Conditions		Value	Unit
	Electrostatic discharge	T _A = 25 °C;	±2000	V
Vesd(hbm)	voltage (human body model)	JS-001-2017	±2000	
N	Electrostatic discharge	T _A = 25 °C;	.500	V
Vesd(CDM)	voltage (charge device model)	JS-002-2018	±500	V

6.4 Electrical Specifications

Over operating temperature range (T_J = -40° C to 125°C), Typical values are at T_J = 25°C. V_{IN} = 1.4 V or V_{IN} = V_{OUT (TARGET)} + 0.4 V, V_{OUT (TARGET)} = 0.5 V, V_{OUT} connected to 50 Ω to GND, V_{EN} = 1.4 V, C_{IN} = 10 μ F, C_{OUT} = 10 μ F, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IN}	Input Range	—	1.4	—	6.5	V
Vfb	Feedback Voltage	_	_	0.5	_	V
VUVLO(IN)	UVLO	V_{IN} rising	_	1.33	1.39	V
VHYS(IN)	UVLO hysteresis	_	_	230	_	mV
Vouт	Output Voltage Range	Using external resistors 0.5 -1%		_	5.2 +1%	V
	Output Accuracy	$V_{IN} = V_{OUT} + 0.3 V,$ 0.5 V ≤ V_{OUT} ≤ 5.2 V	-1		1	%
∆Vout/ ∆V _{IN}	Line Regulation	l _{OUT} = 5 mA, 1.4 V ≤ VIN≤ 6.5 V	_	0.1	_	mV/V
∆V _{оит} / ∆Iоит	Load Regulation	5 mA ≤ I _{OUT} ≤ 1.2A	_	0.3	_	mV/A
Vdrop	Dropout	$V_{IN} = 1.4 \text{ V}, I_{OUT} = 1.2 \text{A},$ $V_{FB} = 0.5 \text{ V} - 3\%$	_	90	150	mV
V DROP	Voltage	$V_{IN} = 5.6V, \ I_{OUT} = 1.2A, \ V_{FB} = 0.5 \ V - 3\%$	_	100	200	mV
ILIM	Output Current Limit	$V_{OUT} = 90\% * V_{OUT(TARGET)}$ $V_{IN} = V_{OUT(TARGET)} + 400 \text{ mV}$	_	2.0	_	А

Table 6-4 Electrical characteristics




GD30LD1002x Datasheet

	_					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Short-Circuit		B 20mO	_	1.0	—	٨
Current Limit	I _{SC}	$R_{LOAD} = 20m\Omega$				A
		$Vin = 6.5 V, I_{OUT} = 5 mA$	_	3.0	4.2	mA
GND	Ground Pin	Vin = 1.4 V, I _{OUT} = 1.2A	_	4.2	5.5	mA
IGND	Current	Shutdown			25	
		$V_{IN} = 6.5 \text{ V}, V_{EN} = 0.5 \text{ V}$	_	_		uA
1	EN Pin	$V_{IN} = 6.5 \text{ V}, V_{EN} = 0 \text{ V}$	-0.1	_	0.1	uA
IEN	Current	and 6.5 V				uA
	EN Pin		1.1		6.5	V
V _{EN_H}	High-Level	—				
	EN Pin		0		0.5	V
V _{EN_L}	Low-Level	—			0.5	v
	FB Pin					
I _{FB}	leakage	$V_{IN} = 6.5 V$	-100	—	100	nA
	Current					
T _{SD}	Thermal	Shut down, temperature		160	_	°C
	Shutdown	increasing				
	Threshold	Reset, temperature increasing	—	140	_	°C




6.5 Typical Characteristics




 $T_A = 25^{\circ}C$, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(TARGET)} + 0.4$ V (whichever is greater), $V_{OUT(TARGET)} = 0.5$ V, $V_{EN} = 1.1$ V, $C_{IN} = 10 \ \mu$ F, $C_{OUT} = 10 \ \mu$ F, unless otherwise noted.



Typical Characteristics








Typical Characteristics


 $T_{A} = 25^{\circ}C, V_{IN} = 1.4 \text{ V or } V_{IN} = V_{OUT(TARGET)} + 0.4 \text{ V (whichever is greater)}, V_{OUT(TARGET)} = 0.5 \text{ V}, V_{EN} = 1.1 \text{ V}, C_{IN} = 10 \text{ } \mu\text{F}, C_{OUT} = 10 \text{ } \mu\text{F}, unless otherwise noted.}$





Typical Operating Characteristics


 $T_A = 25^{\circ}C$, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(TARGET)} + 0.4$ V (whichever is greater), $V_{OUT(TARGET)} = 0.5$ V, $V_{EN} = 1.1$ V, $C_{IN} = 10 \ \mu$ F, $C_{OUT} = 10 \ \mu$ F, unless otherwise noted.





Typical Operating Characteristics


 $T_A = 25^{\circ}C$, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(TARGET)} + 0.4$ V (whichever is greater), $V_{OUT(TARGET)} = 0.5$ V, $V_{EN} = 1.1$ V, $C_{IN} = 10 \ \mu$ F, $C_{OUT} = 10 \ \mu$ F, unless otherwise noted.





Typical Operating Characteristics

 $T_A = 25^{\circ}C$, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(TARGET)} + 0.4$ V (whichever is greater), $V_{OUT(TARGET)} = 0.5$ V, $V_{EN} = 1.1$ V, $C_{IN} = 10 \ \mu$ F, $C_{OUT} = 10 \ \mu$ F, unless otherwise noted.





7

Typical application circuit

Figure 7-1 Typical GD30LD1002x application circuit with adjustable resistance





Table 7-1 Adjusted V_{OUT} by external feedback resistor

N 00	External Feedback Resistor			
V оит (V)	R1 (kΩ)	R2(kΩ)		
0.5	0	NC		
0.6	11	54.9		
0.7	10.2	25.5		
0.8	10.7	17.8		
0.9	11	13.7		
1.0	11	11		
1.2	9.31	6.65		
1.8	10.2	3.92		
2.5	10.8	2.7		
3.0	11	2.2		
3.3	11.2	2		
5.0	10.8	1.2		
5.2	12.22	1.3		



8 Layout guideline

Figure 8-1 Typical GD30LD1002x layout guideline



Notes:

- 1. The capacitor C_{IN} and C_{OUT} should be placed on the top layer to reduce parasitic parameters.
- 2. All capacitors are as close as possible to the corresponding pins of the LDO regulator.



9 Package information

9.1 DFN8 package outline dimensions

Figure 9-1 DFN8 package outline





Table 9-1 DFN8 package dimensions(in mm)

Symbol	Min	Тур	Max
-			
A	0.85	0.90	0.95
A1	0.00	0.02	0.05
b	0.25	0.30	0.35
b1	—	0.20	—
С	0.18	0.20	0.25
D	2.90	3.00	3.10
D2	2.40	2.50	2.60
E	2.90	3.00	3.10
E2	1.45	1.55	1.65
е	—	0.65	—
h	0.20	0.25	0.30
К	_	0.325	_
L	0.30	0.40	0.50
Nd	—	1.50	—

(Original dimensions are in millimeters)



Figure 9-2 DFN8 recommend Footprint





9.2 Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter " Θ ". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 Θ_{JA} : Thermal resistance, junction-to-ambient.

Θ_{JB}: Thermal resistance, junction-to-board.

 Θ_{JC} : Thermal resistance, junction-to-case.

 Ψ_{JB} : Thermal characterization parameter, junction-to-board.

 Ψ_{JT} : Thermal characterization parameter, junction-to-top center.

 $\Theta_{JA} = (T_J - T_A)/P_D$

 $\Theta_{JB} = (T_J - T_B)/P_D$

 $\Theta_{\text{JC}} = (T_{\text{J}} - T_{\text{C}})/P_{\text{D}}$

Where, T_J = Junction temperature.

T_A = Ambient temperature

 T_B = Board temperature

Tc = Case temperature which is monitoring on package surface

P_D = Total power dissipation

 Θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower Θ_{JA} can be considerate as better overall thermal performance. Θ_{JA} is generally used to estimate junction temperature.

 $\Theta_{\mbox{\scriptsize JB}}$ is used to measure the heat flow resistance between the chip surface and the PCB board.

 Θ_{JC} represents the thermal resistance between the chip surface and the package top case. Θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Symbol	Condition	Package	Value	Unit
Θја	Natural convection, 2S2P PCB	DFN8	74.9	°C/W
Θ _{JB}	Cold plate, 2S2P PCB	DFN8	31.8	°C/W
OrO	Cold plate, 2S2P PCB	DFN8	36.7	°C/W
Ψ_{JB}	Natural convection, 2S2P PCB	DFN8	31.8	°C/W
Ψ_{JT}	Natural convection, 2S2P PCB	DFN8	2.60	°C/W

Table 9-2 DFN8 Package thermal characteristics⁽¹⁾

(1) Thermal characteristics are based on simulation, and meet JEDEC specification.



10 Ordering information

Table 10-1 Part ordering code for GD30LD1002x devices

Ordering Code	Package	Package Type	Packing Type	MOQ	Temperature Junction Range
GD30LD1002WETR-I	DFN8	Green	Tape&Reel	3000	Industrial -40°C to +125°C



11 Revision history

Table 11-1 Revision history

Revision No.	Description	Date
1.0	Initial Release	May.29, 2023



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed by the Company (either expressly or impliedly) herein. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no representations or warranties of any kind, express or implied, with regard to the merchantability and the fitness for a particular purpose of the Product, nor does the Company assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the sole responsibility of the user of this document to determine whether the Product is suitable and fit for its applications and products planned, and properly design, program, and test the functionality and safety of its applications and products planned using the Product. Unless otherwise expressly specified in the datasheet of the Product , the Product is designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and the Product is not designed or intended for use in (i) safety critical applications such as weapons systems, nuclear facilities, atomic energy controller, combustion controller, aeronautic or aerospace applications, traffic signal instruments, pollution control or hazardous substance management; (ii) life-support systems, other medical equipment or systems (including life support equipment and surgical implants); (iii) automotive applications or environments, including but not limited to applications for active and passive safety of automobiles (regardless of front market or aftermarket), for example, EPS, braking, ADAS (camera/fusion), EMS, TCU, BMS, BSG, TPMS, Airbag, Suspension, DMS, ICMS, Domain, ESC, DCDC, e-clutch, advanced-lighting, etc.. Automobile herein means a vehicle propelled by a self-contained motor, engine or the like, such as, without limitation, cars, trucks, motorcycles, electric cars, and other transportation devices; and/or (iv) other uses where the failure of the device or the Product can reasonably be expected to result in personal injury, death, or severe property or environmental damage (collectively "Unintended Uses"). Customers shall take any and all actions to ensure the Product meets the applicable laws and regulations. The Company is not liable for, in whole or in part, and customers shall hereby release the Company as well as its suppliers and/or distributors from, any claim, damage, or other liability arising from or related to all Unintended Uses of the Product. Customers shall indemnify and hold the Company, and its officers, employees, subsidiaries, affiliates as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Product.

Information in this document is provided solely in connection with the Product. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Product described herein at any time without notice. The Company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 GigaDevice - All rights reserved

单击下面可查看定价,库存,交付和生命周期等信息

>>GigaDevice(兆易创新)