

DESCRIPTIONS

OB6563 is an active transition-mode (TM) power factor correction (PFC) controller for AC-DC switching mode power supply applications.

OB6563 features an internal start-up timer for stand-alone applications, a one quadrant multiplier with THD optimizer for near unity power factor, zero current detector (ZCD) to ensure TM operation, a current sensing comparator with built-in leading-edge blanking, and a totem pole output ideally suited for driving a power MOSFET.

OB6563 offers great protection coverage including system over-voltage protection (OVP) to eliminate runaway output voltage due to load removal, VCC under voltage lockout (UVLO), cycle-by-cycle current limiting, multiplier output clamping that limit maximum peak switch current, and gate drive output clamping for external power MOSFET protection.

With added system open loop protection feature, OB6563 shuts down system when the feedback loop is open.

In OB6563, the dynamic OVP sensing current is set to 10uA, which will decrease system standby power greatly. When used with On-Bright PWM controller OB2298 or Quasi-Resonant controller OB2203 in a 150W AC/DC power design, it can deliver <0.4W standby power at universal AC range input.


OB6563 is offered in SOP-8 and DIP-8 packages.

FEATURES

- Transition Mode (TM) Operation
- One quadrant multiplier with THD optimizer
- Low Dynamic OVP Sensing Current Setting
- Low Start-up Current and Operating Current
- Cycle-by-Cycle Current Limiting
- Internal RC Filter
- Trimmed 1.5% Internal Bandgap Reference
- Under Voltage Lockout with Hysteresis
- Dynamic and Static Output Over-Voltage Protection (OVP)
- Internal Start-up Timer for Stand-alone Applications
- Disable Function
- Totem Pole Output with High State Clamping
- System Open Loop Protection
- Proprietary Audio Noise Free Operation
- 9.5V to 28V wide range of VCC voltage

APPLICATIONS


- Electronic Ballast
- AC-DC SMPS

TYPICAL APPLICATION


GENERAL INFORMATION

Terminal Assignment

In SOP8 or DIP8 Package.



Package Dissipation Rating

Package	R θ JA (C/W)
DIP8	90
SOP8	150


Absolute Maximum Ratings

Symbol	Parameter	Value
VCC	DC Supply voltage	30 V
I _{ZCD}	Zero Current Detector Max. Current	50mA(source) -10mA(sink)
CS INV COMP MULT	Analog inputs & outputs	-0.3 to 7V
T _j	Min/Max Operating Junction Temperature	-20 to 150 °C
T _{stg}	Min/Max Storage Temperature	-55 to 150 °C
Lead Temperature	(Soldering, 10secs)	260 °C

Ordering Information

Part Number	Description
OB6563AP	8 Pin DIP, Pb free in Tube
OB6563CP	8 Pin SOP, Pb free in Tube
OB6563CPA	8 Pin SOP, Pb free in T&R

Note: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.



Marking Information


Y: Year Code(0-9)
 WW: Week Code(01-52)
 C: SOP8 Package
 P: Pb-free Package
 S: Internal Code(Optional)




Y: Year Code(0-9)
 WW: Week Code(01-52)
 A: DIP8 Package
 P: Pb-free Package
 S: Internal Code(Optional)

TERMINAL DESCRIPTIONS

Pin Num	Pin Name	I/O	Description
1	INV	I	Inverting Input of Error Amplifier. Connected to Resistor Divider from System Output. This pin is also used for system open loop protection.
2	COMP	O	Output of Error Amplifier. A feedback compensation network is placed between COMP and the INV pin.
3	MULT	I	Input of Multiplier. Connected to Line Voltage after Bridge Diodes via A Resistor Divider to Provide Sinusoidal Reference Voltage to the Current Loop.
4	CS	I	Current Sense Input Pin. Connected to MOSFET Current Sensing Node.
5	ZCD	I	Zero Current Detection Input. When Activated, A New Switching Cycle Starts. If it is connected to GND, the device is disabled.
6	GND	P	Ground Pin
7	GD	O	Gate driver output. Drive Power MOSFET.
8	VCC	P	DC Supply Voltage.

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

 (T_A = 25°C if not otherwise noted)







Symbol	Pin	Parameter	Test Conditions	Min	Typ	Max	Unit
SUPPLY VOLTAGE SECTION							
V _{cc}	8	Operating Range	After Turn On	11		28	V
UVLO	8	Turn-on Threshold		11	12	13	V
	8	Turn-off Threshold		8.5	9.5	10.5	V
Hys	8	Hysteresis			2.5		V
V _z	8	Zener Voltage	I _{cc} =5mA	30	33	36	V
SUPPLY CURRENT SECTION							
I _{cc-start}	8	Start-up Current	V _{cc} =11V		35	70	uA
I _q	8	Quiescent Current, No Switching	V _{cc} =14.5V		2.9	4	mA
I _{cc}	8	Operating Supply Current	C _L =1nf @ 70kHz		4	5.5	mA
			In OVP condition V _{pin1} =2.7V		1.4	2.1	mA
I _q	8	Quiescent Current	V _{pin5} ≤150mV V _{cc} =14.5V		1.1	2.1	mA
			V _{pin5} ≤150mV, V _{cc} <V _{cc} off		35	70	uA
ERROR AMPLIFIER SECTION							
V _{inv}	1	Voltage Feedback Input Threshold	V _{cc} =14.5V	2.45	2.5	2.55	V
V _{inv}	1	Line Regulation	12V<V _{cc} <28V		2	5	mV
I _{inv}	1	Input Bias Current	I _{DD} = 10 mA		-0.1	-1	uA
G _v		Voltage Gain	Open Loop	60	80		dB
G _b		Gain Bandwidth			1.2		MHz
I _{comp}	2	Source Current	V _{comp} =3.6V, V _{inv} =2.4V	-1	-3	-5	mA
		Sink Current	V _{comp} =3.6V, V _{inv} =2.6V	1	3	5	mA
V _{comp}	2	Upper Clamp Voltage	I _{source} =0.5mA		4.9		V
		Lower Clamp Voltage	I _{sink} =0.2mA		2.25		V
MULTIPLIER SECTION							
V _{mult}	3	Linear Operating Range	V _{comp} =3.0V	0 to 3.5			V
ΔV _{cs} / ΔV _{mult}		Output Max. Slope	V _{mult} =from 0 to 0.5v V _{comp} =Upper Clamp Voltage	1.65	1.9		V/V
K		Gain	V _{mult} =1V, V _{comp} =3.5V		0.65		1/V
CURRENT SENSE COMPARATOR							
V _{cs}	4	Current Sense Reference Clamp	V _{mult} =2.5V V _{comp} =Upper Clamp Voltage	1.55	1.7	1.85	V
I _{cs}	4	Input Bias Current	V _{cs} =0			0.1	uA
T _d (H-L)	4	Delay to Output			200	450	ns







ELECTRICAL CHARACTERISTICS (Continued)

 (T_A = 25°C if not otherwise noted)

Symbol	Pin	Parameter	Test Conditions	Min	Typ	Max	Unit
ZERO CURRENT DETECTOR							
V _{zcd}	5	Input Threshold Voltage Rising Edge			1.9		V
		Hysteresis		0.3	0.5	0.7	V
V _{zcd}	5	Upper Clamp Voltage	I _{zcd} =2.5mA	5.1	5.7	6.3	V
V _{zcd}	5	Lower Clamp Voltage	I _{zcd} =-2.5mA	0.4	0.65	0.8	V
I _{zcd}	5	Input Bias Current	1V ≤ V _{zcd} ≤ 4.5V		2		uA
I _{zcd}	5	Source Current Capability		-3		-5	mA
I _{zcd}	5	Sink Current Capability		3		10	mA
V _{dis}	5	Disable Threshold		150	250	350	mV
I _{zcd}	5	Restart Current After Disable	V _{zcd} < V _{dis} V _{cc} > V _{ccoff}	-100	-200	-400	uA
GATE DRIVE SECTION							
V _{oL}	7	Low Output Voltage	V _{cc} =14.5V, I _o =100mA			1.5	V
V _{oH}	7	High Output Voltage	V _{cc} =14.5V, I _o =100mA	8			V
T _r	7	Rising Time	C _l =1000pF, 10~90%		80	150	ns
T _f	7	Falling Time	C _l =1000pF, 10~90%		30	70	ns
V _{oclamp}	7	Output Clamp Voltage	V _{cc} =28V		16	18	V
OUTPUT OVER VOLTAGE SECTION							
I _{ovp}	2	Dynamic OVP Triggering Current		8	10	12	uA
		Static OVP Threshold		2.1	2.25	2.4	V
STARTUP TIMER							
T _{start}		Re-Start Timer Period		70	150	300	us
SYSTEM OPEN LOOP PROTECTION COMPARATOR							
V _{th_ol}		System Open Loop Protection Comparator Threshold			250		mV

TYPICAL PERFORMANCE CHART





OPERATIONAL DESCRIPTION

OB6563 is a highly integrated power factor correction (PFC) controller IC. The transition mode control greatly reduces the switch turn-on loss, improves the conversion efficiency and provides very good power factor correction.

- **Error Amplifier**

Connected to a resistor divider from output line, the inverting input of the Error Amplifier (E/A) is compared to an internal reference voltage(2.5V) to set the regulation on output voltage.

The E/A output is internally connected to the multiplier input and externally connected for loop compensation. It is usually realized with a capacitor which connected between the inverting input and EA output. The system loop bandwidth is set below 20 Hz to suppress the AC ripple of the line voltage.

- **Multiplier**

The one quadrant multiplier output limits the MOSFET peak current with respect of the system output voltage and the AC half wave rectified input voltage. Through controlling the CS comparator threshold as the AC line voltage traverses sinusoidally from zero to peak line voltage, the PFC preconverter's load appears to be resistive to the AC line.

In OB6563, the two inputs for the multiplier are designed to achieve good linearity over a wide dynamic range to represent an AC line free from distortion. Special efforts have been made to assure universal line applications with respect to a 90 to 264 VAC range.

The multiplier output is internally clamped to 1.7V. So the MOSFET is protected against critical operation during start up.


- **Over Voltage Protection**

Limited by low loop bandwidth setting, detection of output OVP could become very slow in regular approach. OB6563 offers two level OVP protection including dynamic OVP for output fast transient protection and static OVP for output steady-state protection.

In an output transient OVP event, current in proportion to ΔV flows into Error Amplifier output COMP through compensation network. When this current reaches 8uA, the output of multiplier is forced to decrease and on-time of MOSFET is reduced. When current continues to exceed 10uA, the power MOSFET is turned off until the

current falls below $\sim 2.5\mu A$. In this way, the system output cannot reach to a very high value.

When OVP event lasts long enough, the Error Amplifier Output, COMP, will saturate and stay low. Static OVP comparator is activated and power MOSFET Gate is off when COMP voltage is dropped below 2.25V. Normal operation is resumed when Error Amplifier goes back to its linear region after output voltage drops.



Over-voltage protection block

- **Startup Current and Start up Control**

The typical startup current of OB6563 is 35uA when the VCC pin is lower than the UVLO threshold so that VCC could be charged up and start up the device. A high value, low wattage startup resistor can therefore be used to minimize the power loss during the normal operation.

- **Current Sensing Comparator and Leading Edge Blanking**

Cycle-by-cycle current limiting is provided in OB6563's peak current mode control. The switch current is detected by a sense resistor into the sense pin. The multiplier output voltage is compared with this sense voltage through an internal comparator. An internal RC filter is connected at the CS pin which smoothes the switch-on current spike. The remaining switch-on spike is blanked out via an internal leading edge blanking (LEB) circuit. Another extra function of LEB is that it limits the system minimum on time, thus the THD of system at light load will be decreased.

The RS flip-flop ensures that only one single switch-on and switch-off pulse appears at the gate drive output during a given cycle.

- **Zero Current Detection**

High Performance PFC Controller

OB6563 can perform zero current detection by using an auxiliary winding of the inductor. When the stored energy is fully released to the output, the voltage at ZCD decrease. A new switching cycle is initiated following the ZCD triggering. The turn on of power MOSFET is initiated at moment that the inductor's current reaches zero.

- **Disable Function**

When the ZCD pin is pulled low, OB6563 is disabled and some internal functional blocks are turned off. The operation current is very small under this condition until the ZCD pin is released.

- **Gate Drive Output**

The output stage is designed to ensure zero cross-conduction current. This minimizes heat dissipation, increase efficiency, and enhance reliability. The output driver is also slew rate controlled to minimize EMI. The

built-in 16V clamp at the gate output protects the MOSFET gate from high voltage stress.

- **Protection Controls**

OB6563 ensures good reliability design through its good protection coverage. Output dynamic and static over-voltage protection (OVP), VCC under voltage lockout (UVLO), cycle-by-cycle current limiting and output gate clamp are standard features provided by OB6563.


- **System Open Loop Protection**

A new function of system open loop protection is provided in OB6563. The voltage at INV pin is sensed. If INV pin is below 0.25V typical, the switching will be stopped. In this way, the system output voltage cannot increase too high (only the rectified line voltage), and the pre-converter will be protected from damage.

PACKAGE MECHANICAL DATA

8-Pin Plastic DIP


DIP8 PACKAGE OUTLINE DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	3.710	4.310	0.146	0.170
A1	0.500		0.020	
A2	3.200	3.600	0.126	0.142
B	0.350	0.650	0.014	0.026
B1	1.524 (BSC)		0.060 (BSC)	
C	0.200	0.360	0.008	0.014
D	9.000	9.500	0.354	0.374
E	6.200	6.600	0.244	0.260
E1	7.320	7.920	0.288	0.312
e	2.540 (BSC)		0.100 (BSC)	
L	3.000	3.600	0.118	0.142
E2	8.200	9.000	0.323	0.354

8-Pin Plastic SOP

SOP8 PACKAGE OUTLINE DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.300	1.550	0.051	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.150	0.185	0.203
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270 (BSC)		0.050 (BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

IMPORTANT NOTICE

RIGHT TO MAKE CHANGES

On-Bright Electronics Corp. reserves the right to make corrections, modifications, enhancements, improvements and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

WARRANTY INFORMATION

On-Bright Electronics Corp. warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used to the extent it deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

On-Bright Electronics Corp. assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using On-Bright's components, data sheet and application notes. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

LIFE SUPPORT

On-Bright Electronics Corp.'s products are not designed to be used as components in devices intended to support or sustain human life. On-bright Electronics Corp. will not be held liable for any damages or claims resulting from the use of its products in medical applications.

MILITARY

On-Bright Electronics Corp.'s products are not designed for use in military applications. On-Bright Electronics Corp. will not be held liable for any damages or claims resulting from the use of its products in military applications.

单击下面可查看定价，库存，交付和生命周期等信息

[>>On-Bright\(昂宝\)](#)