

FC4150F1M_B Data Sheet

Rev. A0

Flagchip

Table of Contents

| | |
|--|----|
| Table of Contents | 2 |
| Chapter 1 Introduction | 7 |
| 1.1 Part Ordering..... | 7 |
| 1.1.1 Ordering Information..... | 7 |
| 1.1.2 Orderable Part Number | 7 |
| 1.2 Marking Rule..... | 8 |
| 1.3 Abbreviations | 8 |
| Chapter 2 Features | 11 |
| Chapter 3 General..... | 14 |
| 3.1 Absolute Maximum Ratings..... | 14 |
| 3.2 Operation Condition..... | 14 |
| 3.3 Thermal Operating Condition..... | 15 |
| 3.4 Clock Operating Condition..... | 15 |
| 3.5 LVR, LVD, HVD, and POR Operating Requirements..... | 16 |
| 3.6 Power Mode Transition | 17 |
| 3.7 Chip IDD..... | 17 |
| 3.8 PMC Internal LDO | 18 |
| 3.9 ESD Ratings | 19 |
| Chapter 4 I/O Parameter..... | 20 |
| 4.1 IO DC Specification | 20 |
| 4.2 IO AC Specification..... | 21 |
| Chapter 5 Clock Specification | 22 |
| 5.1 FOSC Specification | 22 |
| 5.2 SOSC Specification | 23 |
| 5.3 FIRC96M Specification..... | 23 |
| 5.4 SIRC12M Specification..... | 23 |
| 5.5 SIRC32k Specification..... | 24 |
| 5.6 PLL0 Specification | 24 |

| | |
|---|----|
| Chapter 6 Non-Volatile Memory (NVM) | 25 |
| 6.1 NVM Retention | 25 |
| 6.2 NVM Program/Erase Time | 25 |
| 6.3 NVM Max Read Timing | 25 |
| Chapter 7 Analog | 26 |
| 7.1 12-bit SAR ADC | 26 |
| 7.2 CMP Specification | 27 |
| Chapter 8 Peripherals | 28 |
| 8.1 FCSPI Specification | 28 |
| 8.2 OSPI Specification | 34 |
| Chapter 9 Debug Modules | 36 |
| 9.1 SWD Specification | 36 |
| 9.2 Trace Block | 37 |
| 9.3 JTAG Interface | 37 |
| Chapter 10 Package | 39 |
| 10.1 Thermal Data | 39 |
| 10.2 Package Dimension | 40 |
| Chapter 11 Pinout | 43 |
| Revision History | 55 |

List of Figures

| | |
|--|----|
| Figure 1. Ordering information | 7 |
| Figure 2. FC4150F1M_B block diagram | 11 |
| Figure 3. Crystal connection diagram..... | 22 |
| Figure 4. FCSPi master mode timing (SCK_PHA=0) | 28 |
| Figure 5. FCSPi master mode timing (SCK_PHA=1) | 28 |
| Figure 6. FCSPi slave mode timing (SCK_PHA=0) | 29 |
| Figure 7. FCSPi slave mode timing (SCK_PHA=1) | 29 |
| Figure 8. OSPI SDR/DDR in mode..... | 34 |
| Figure 9. OSPI SDR/DDR out mode | 34 |
| Figure 10. HyperRAM mode | 35 |
| Figure 11. SWD clock timing diagram..... | 36 |
| Figure 12. SWD data timing diagram | 36 |
| Figure 13. Trace block timing diagram..... | 37 |
| Figure 14. JTAG clock timing diagram..... | 37 |
| Figure 15. Boundary timing diagram..... | 37 |
| Figure 16. JTAG TAP timing diagram | 38 |
| Figure 17. 144LQFP package | 40 |
| Figure 18. 100LQFP package | 41 |
| Figure 19. 64LQFP package | 42 |
| Figure 20. 144LQFP pinout | 43 |
| Figure 21. 100LQFP pinout | 44 |
| Figure 22. 64LQFP pinout..... | 44 |

List of Tables

| | |
|--|----|
| Table 1. Absolute maximum ratings..... | 14 |
| Table 2. Operating requirements..... | 14 |
| Table 3. Thermal operating condition..... | 15 |
| Table 4. Max. functional clock of modules..... | 15 |
| Table 5. LVR/LVD/HVD and POR..... | 16 |
| Table 6. Power mode transition time..... | 17 |
| Table 7. Chip RUN IDD..... | 17 |
| Table 8. Chip low power IDD..... | 18 |
| Table 9. V25 LDO specification..... | 18 |
| Table 10. Core LDO specification..... | 18 |
| Table 11. ESD ratings..... | 19 |
| Table 12. 3V IO DC specification..... | 20 |
| Table 13. 5V IO DC specification..... | 20 |
| Table 14. 3V IO AC specification..... | 21 |
| Table 15. 5V IO AC specification..... | 21 |
| Table 16. FOSC specification..... | 22 |
| Table 17. SOSC specification..... | 23 |
| Table 18. FIRC96M specification..... | 23 |
| Table 19. SIRC12M specification..... | 23 |
| Table 20. SIRC32k specification..... | 24 |
| Table 21. PLL0 specification..... | 24 |
| Table 22. NVM retention specification..... | 25 |
| Table 23. NVM program/erase time..... | 25 |
| Table 24. ADC specification..... | 26 |
| Table 25. CMP specification..... | 27 |
| Table 26. FCSPI 3V specification..... | 30 |
| Table 27. FCSPI 5V specification..... | 32 |
| Table 28. OSPI timing..... | 34 |

| | |
|---|----|
| Table 29. SWD electrical specification..... | 36 |
| Table 30. Trace block electrical specification..... | 37 |
| Table 31. JTAG electrical specification..... | 38 |
| Table 32. Thermal package simulation data..... | 39 |
| Table 33. FC4150F1M_B pin functions..... | 45 |

Flagchip

Chapter 1 Introduction


This data sheet provides the ordering information, electrical specifications, package information, and pinout data of the Flagchip FC4150F1M_B microcontroller (MCU).

1.1 Part Ordering

1.1.1 Ordering Information

The ordering of the Flagchip MCU follows the rules below. For detailed part information, refer to the Flagchip company.

Figure 1. Ordering information



Note:


1. Not all part number combinations are available.
2. The technical information for 64LQFP devices in the data sheet is preliminary until this package option achieves qualification.

1.1.2 Orderable Part Number

Refer to the attached *FC4150F1M_B_Orderable_Part_Number_List_A0.xlsx* for a list of standard orderable part numbers.

1.2 Marking Rule

The followings are the schematic diagram and the picture of a FC4150F1M_B chip.



Marking rules of the FC4150F1M_B are listed in the table below.

| Row | Step | Content | Description | Fixed/Dynamic | Align |
|-----|------|---------------------|-------------------------|---------------|--------|
| 1 | 1 | logo (LL006758.LOG) | Logo | Fixed | Center |
| 2 | 1 | XXXXXXXXXX | Part number | Dynamic | Center |
| 3 | 1 | XXXXXXXXXX | Part number | Dynamic | Center |
| 4 | 1 | YYWW | Date code | Dynamic | Left |
| 4 | 2 | FGXX | Lot schedule number | Dynamic | Left |
| 4 | 3 | X | Engineering information | Optional | Left |

1.3 Abbreviations

The following abbreviations are used in this document.

| No. | Abbreviation | Description |
|-----|--------------|--------------------------------------|
| 1. | ADC | Analog-to-Digital Converter |
| 2. | AFCB | Advanced Flagchip Bus (APB Bridge) |
| 3. | AONTIMER | Always-on Timer |
| 4. | APB | Advanced Peripheral Bus |
| 5. | AVB | Audio Video Bridging |
| 6. | CAN | Controller Area Network |
| 7. | CBC | Cipher Block Chaining |
| 8. | CGC | Clock Gating Control |
| 9. | CRC | Cyclic Redundancy Check |
| 10. | CORDIC | Coordinate Rotation Digital Computer |
| 11. | DAC | Digital-to-Analog Converter |
| 12. | DMA | Direct Memory Access |
| 13. | DP | Debug Port |
| 14. | DSP | Digital Signal Processing |
| 15. | DWT | Data Watchpoint and Trace |
| 16. | ECB | Electronic Codebook Book |
| 17. | ECC | Error Correction Code |


| No. | Abbreviation | Description |
|-----|--------------|---|
| 18. | ERM | Error Reporting Module |
| 19. | ESD | Electrostatic Discharge |
| 20. | FCIIC | Flagchip (FC) Inter-Integrated Circuit |
| 21. | FCPIT | Flagchip (FC) Programmable Interrupt Timer |
| 22. | FCSPI | Flagchip (FC) Serial Peripheral Interface |
| 23. | FCUART | Flagchip (FC) Universal Asynchronous Receiver Transmitter |
| 24. | FIRC | Fast Internal Reference Clock |
| 25. | FMC | Flash Memory Controller |
| 26. | FOSC | Fast Oscillator |
| 27. | FPB | Flash Patch and Breakpoint |
| 28. | FPM | Full Performance Mode |
| 29. | FPU | Floating Point Unit |
| 30. | FREQM | Frequency Measurement |
| 31. | FTU | Flexible Timer Unit |
| 32. | FWM | Function Safety Watchdog Monitor |
| 33. | GPIO | General-Purpose Input/Output |
| 34. | HMI | Human-Machine Interface |
| 35. | HSM | Hardware Secure Module |
| 36. | HVD | High-Voltage Detect |
| 37. | IIC/I2C | Inter-Integrated Circuit |
| 38. | IRC | Internal Reference Clock |
| 39. | ISM | Interface Safety Monitor |
| 40. | ITM | Instrumentation Trace Macrocell |
| 41. | LDO | Low Dropout |
| 42. | LIN | Local Interconnect Network |
| 43. | LVD | Low-Voltage Detect |
| 44. | LVR | Low-Voltage Reset |
| 45. | MAP | Memory Access Protection |
| 46. | MPU | Memory Protection Unit |
| 47. | NMI | Non-maskable Interrupt |
| 48. | NVM | Non-Volatile Memory |
| 49. | OSC | Oscillator |
| 50. | OSPI | Octal Serial Peripheral Interface |
| 51. | PCC | Peripheral Clock Controller |
| 52. | PIT | Programmable Interrupt Timer |
| 53. | PLL | Phase-Locked Loop |
| 54. | PMC | Power Management Controller |
| 55. | POR | Power-on Reset |
| 56. | PWM | Pulse Width Modulation |
| 57. | RCM | Reset Control Module |
| 58. | RPM | Reduce Power Mode |

| No. | Abbreviation | Description |
|-----|--------------|---|
| 59. | RTC | Real-Time Clock |
| 60. | SAR | Successive Approximation |
| 61. | SCG | System Clock Generator |
| 62. | SIRC | Slow Internal Reference Clock |
| 63. | SOSC | Slow Oscillator |
| 64. | SPI | Serial Peripheral Interface |
| 65. | SWD | Serial Wire Debug |
| 66. | SWJ-DP | Serial Wire/JTAG Debug Port |
| 67. | TAP | Test Access Port |
| 68. | TCM | Tightly-Coupled Memory |
| 69. | TPIU | Trace Port Interface Unit |
| 70. | TRGSEL | Trigger Select |
| 71. | TSTMP | Timer Stamp |
| 72. | UART | Universal Asynchronous Receiver and Transmitter |
| 73. | VCO | Voltage-Controlled Oscillator |
| 74. | WDOG | Watchdog |
| 75. | WKU | Wake-up Unit |

Chapter 2 Features

This chapter summarizes the FC4150F1M_B features. For detailed information, refer to the Reference Manual.

Figure 2. FC4150F1M_B block diagram



* Optional CAN FD support

Note: Not all features in this block diagram are available on all parts, refer to the Reference Manual for details.

- **Operating Environment**

- Voltage range: 3.0 V to 5.5 V
- Ambient temperature (T_A) range: - 40°C to + 125°C; junction temperature (T_J) range: - 40°C to + 150°C

- **Arm Cortex-M4F Core**

- 150 MHz frequency with 2.66 Dhrystone MIPS per MHz
- Armv7 Architecture and Thumb-2 ISA
- Digital Signal Processing (DSP) instruction
- Single-Precision Floating Point Unit (FPU)
- Support Memory Protection Unit (MPU) with 8 regions

- **CORDIC accelerator for mathematical operations such as angles**

- **16-channel Direct Memory Access (DMA) with selected DMA source**

- **Clock Sources**

- 16 ~ 48 MHz Fast Oscillator (FOSC) with up to 50 MHz DC external input clock in bypass mode
- 32 kHz Slow Oscillator (SOSC)
- 96 MHz Fast Internal RC Oscillator (FIRC96M)
- 12 MHz Slow Internal RC Oscillator (SIRC12M)
- 32 kHz Slow Internal RC Oscillator (SIRC32k)
- Up to 200 MHz Phased Lock Loop (PLL0) with reference from FIRC48M or FOSC

- **Power Management**

- Four power modes: RUN, WAIT, STOP and Standby. Optional 64 KB RAM retention in standby mode.

- **Memory**

- Up to 1 MB program flash memory with Error Correction Code (ECC)
- Up to 128 KB data flash memory with ECC
- Up to 128 KB SRAM with ECC

- 8 KB instruction cache for Flash
- Octal Serial Peripheral Interface (OSPI) with up to 50 MHz DDR support (Refer to *Table 27. OSPI timing* in *Section 8.2 OSPI Electrical Specification* for details.)
- 128 KB ROM with CM4 core self-test/Flash program & erase/ Secure Boot & ISP
- **Analog**
 - Two 12-bit Successive Approximation (SAR) Analog-to-Digital Converters (ADCs) with up to 32 channel analog inputs per module
 - One Analog Comparator (CMP) with internal 8-bit Digital-to-Analog Converter (DAC)
- **Debug Functionality**
 - Serial Wire/JTAG Debug Port (SWJ-DP) combines
 - Data Watchpoint and Trace (DWT)
 - Instrumentation Trace Macrocell (ITM)
 - Trace Port Interface Unit (TPIU)
 - Flash Patch and Breakpoint (FPB) Unit
 - JTAG Test Access Port (TAP) and boundary scan support
- **Human-Machine Interface (HMI)**
 - Up to 124 GPIO pins with interrupt support
 - Non-maskable Interrupt (NMI)
 - GPIO input/output interface
- **Communications Interfaces**
 - Up to six FC Universal Asynchronous Receiver/Transmitter (FCUART) modules with LIN support
 - Up to four FC Serial Peripheral Interface (FCSPI) modules; support 1/2/4 data lines and master/slave mode
 - Up to two FC Inter-Integrated Circuit (FCIIC) modules
 - Up to three FLEXCAN modules with CAN FD (optional) and PNET support
 - Four TRGSELS for on-chip bus connection
 - Lookup Unit (LU) module with 4 lookup tables
- **Safety and Security**
 - Hardware Secure Module (HSM) with crypto algorithms including AES and SM4
 - CCM/GCM/ECB/CTR/CBC etc. mode
 - Support random number generation and pseudo random number generation
 - Key import/export management
 - ECC on flash and SRAM memories
 - Memory Access Protection (MAP) on system SRAM
 - Peripheral Access Protection on APB bridge (AFCEB)
 - One Cyclic Redundancy Check (CRC) module
 - Up to two Internal watchdogs (WDOG) with window function
 - FunSa Watchdog Monitor (FWM) module
 - One Interface Safety Monitor (ISM) module to monitor the critical signals' delay/period/duty etc.
 - CM4 core self-test API in ROM code
- **Timers**
 - Up to six Flexible Timer Unit (FTU) modules with IC/OC/PWM function
 - One Always-on Timer (AONTIMER) with standby wake up capability
 - Two Programmable Timers (PTIMERS)
 - One FC Programmable Interrupt Timer (FCPIT) with 4 channels

- One Real-Time Clock (RTC)
- Two 56-bit Timer Stamps (TSTMPs) with four 32-bit compare channels. The TSTMP0 runs at 1MHz divided from SIRC12M; and the TSTMP1 runs at Core clock.
- One Frequency Measurement (FREQM) Module; with up to 64 input clock sources.
- **Package**
 - 64LQFP, 100LQFP and 144LQFP package options.
- **Qualification:**
 - ASIL B certified according to ISO 26262
 - AEC-Q100/Q006 Grade 1 (-40°C to 125°C)

Flagchip

Chapter 3 General

3.1 Absolute Maximum Ratings

The table below lists the maximum allowed conditions for the chip. To avoid the chip damage, the user needs to make sure the conditions are met.

Table 1. Absolute maximum ratings

| Symbol | Description | Min. | Max. | Unit |
|----------------------------|--|------|------------------|------|
| V _{DD_HV} | 3.0 V - 5.5 V input supply voltage | -0.3 | 6.0 ¹ | V |
| V _{REFH} | 3.3 V - 5.0 V high reference voltage | -0.3 | 6.0 ¹ | V |
| I _{INJPAD_DC_ABS} | Continuous DC input current (positive / negative) that can be injected into an I/O pin | - | 3 | mA |
| V _{IN_DC} | Continuous DC Voltage on any I/O pin with respect to V _{SS} | -0.8 | 6.0 ¹ | V |
| I _{INJSUM_DC_ABS} | Sum of injected currents on all the pins (Continuous DC limit, positive / negative) | - | 25 ² | mA |
| T _{ramp_MCU} | MCU supply ramp rate | - | 100 V/ms | - |
| T _A | Ambient temperature | -40 | 125 | °C |
| T _{STG} | Storage temperature | -55 | 165 | °C |
| V _{IN_TRANSIENT} | Transient overshoot voltage allowed on I/O pin beyond V _{IN_DC} limit | - | 6.8 | V |

1. Operation with the 6.0 V maximum is allowed for 10 hours over lifetime.
2. The maximum value is based on V_{DD_HV_A} = V_{DD_HV_B} = 5V condition and continuous pins DC injection current includes sum of injection currents of 16 continuous pins.

Note: For inject current, the user needs to make sure that it won't cause issue if the inject current is above the chip self-power consumption (like standby/stop mode). Otherwise, it may cause damage.

3.2 Operation Condition

The table below lists the chip operation condition. To meet the design specifications, these conditions need to be met.

Note: V_{DD_HV} means the supply such as V_{DD_HV_A}/V_{DD_HV_B}.

Table 2. Operating requirements

| Symbol | Description | Min. | Max. | Unit |
|---------------------------------------|--|------|------------------------|------|
| V _{DD_HV} | Supply voltage | 3.0 | 5.5 | V |
| V _{DD_OFF} | Voltage allowed to be developed on V _{DD_HVA} pin when it is not powered from any external power supply source. | 0 | 0.1 | V |
| V _{DDA} | Analog supply voltage | 3.0 | 5.5 | V |
| V _{DD_HV} - V _{DDA} | V _{DD_HV} to V _{DDA} differential voltage | -0.1 | 0.1 | V |
| V _{REFH} | ADC reference voltage high | 3.0 | V _{DDA} + 0.1 | V |
| V _{REFL} | ADC reference voltage low | -0.1 | 0.1 | V |
| I _{INJPAD_DC_OP} | Continuous DC input current (positive / negative) that can be injected into an I/O pin | -1 | +1 | mA |
| I _{INJSUM_DC_OP} | Continuous total DC input current that can be injected across all I/O pins | - | 5 | mA |

Table 2. Operating requirements (continued)

| Symbol | Description | Min. | Max. | Unit |
|--------------------|---|------|------|------|
| T _{pulse} | Reset/NMI input analog filter pulse width | 42 | - | ns |

3.3 Thermal Operating Condition

Table 3. Thermal operating condition

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|----------------|----------------------|------|------|------|------|-------|
| T _A | Ambient temperature | -40 | - | 125 | °C | |
| T _J | Junction temperature | -40 | - | 150 | °C | |

3.4 Clock Operating Condition

The table below lists the maximum functional clocks of modules. For the IO-related max clock frequency, refer to each IPs electrical specification. For the SCG DIVH/M/L output, it should be not above the 150 MHz/75 MHz/37.5 MHz range.

Table 4. Max. functional clock of modules

| Module/Peripheral | Max. Functional Clock (for STA) | Notes |
|---------------------------------|---------------------------------|-------|
| CPU & System Modules | | |
| CM4 | 150 MHz | |
| DMA | 150 MHz | |
| FWM | 75 MHz | |
| WDOGx | 75 MHz | |
| WKU | 75 MHz | |
| RCM | 75 MHz | |
| SCG | - | |
| PCC | - | |
| TRGSELx | 75 MHz | |
| Memory Modules | | |
| ROM | 150 MHz | |
| TCM | 150 MHz | |
| FMC | 150 MHz | |
| FC | 150 MHz | |
| OSPI | 50 MHz | |
| Security Modules | | |
| CRC | 150 MHz | |
| HSM | 75 MHz | |
| Communication Modules | | |
| FCSPi _x | 75 MHz | |
| FCUART _x | 75 MHz | |
| FCIIC _x | 75 MHz | |
| FLEXCAN0-2 | 150 MHz | |

Table 4. Max functional clock of modules (continued)

| Module/Peripheral | Max. Functional Clock (for STA) | Notes |
|-----------------------|---------------------------------|-------|
| Timer Modules | | |
| AONTIMER0 | 75 MHz | |
| FCPIT0 | 75 MHz | |
| FTU0-5 | 150 MHz | |
| TSTMP0 | 1 MHz | |
| TSTMP1 | 150 MHz | |
| RTC | 32 kHz | |
| PTIMER0-1 | 150 MHz | |
| HMI Modules | | |
| GPIOx | 150 MHz | |
| PORTx | 75 MHz | |
| Analog Modules | | |
| ADCx | 30 MHz | |
| CMP | 75 MHz | |
| PMC | 75 MHz | |

3.5 LVR, LVD, HVD, and POR Operating Requirements

The chip supports monitors including Power-on Reset (POR)/ Low-Voltage Reset (LVR)/ Low-Voltage Detect (LVD) on the VDD_HV supply.

Table 5. LVR/LVD/HVD and POR

| VDD_HV_A/B supply HVD, LVD and POR Operating Ratings | | | | | | |
|--|-----------------------------------|-------|------|-------|------|-------|
| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| V _{POR} | POR re-arm voltage | 1.1 | 1.6 | 2.1 | V | |
| V _{LVR_VDD_HV} | LVR on V _{DD_HV_A/B} | 2.75 | 2.85 | 2.95 | V | |
| V _{HVD_VDD_HV} | HVD on V _{DD_HV_A/B} | 5.7 | 5.85 | 6 | V | |
| V _{LVD_VDD_HV} | LVD on V _{DD_HV_A/B} | 4.2 | 4.35 | 4.5 | V | |
| V _{HYS} | Hysteresis Voltage | - | 0.04 | 0.1 | V | |
| V _{BG} | Bandgap voltage reference voltage | 1.164 | 1.2 | 1.236 | V | |

3.6 Power Mode Transition

The table below lists the different power mode transition time.

Table 6. Power mode transition time

| Symbol | Description | Min. | Typ. | Max. | Unit |
|---------------------|--|------|------|------|------|
| t _{POR} | After a POR event, the amount of time from the point VDD reaches 2.7 V to execution of the first instruction across the operating temperature range of the chip. | - | 200 | - | μs |
| t _{STBtoR} | Standby → RUN (First code) | - | 130 | - | μs |
| t _{STtoR} | STOP → RUN (FIRC and SIRC are enabled in Stop mode) | - | 3 | - | μs |
| t _{RtoST} | RUN → STOP | - | 5 | - | μs |
| t _{RtoSTB} | RUN → Standby | - | 12 | - | μs |
| t _{REStoR} | Pin reset → RUN (First code) | - | 2 | - | μs |

3.7 Chip IDD

The chip supports four power modes: RUN/WAIT/STOP/Standby. During standby mode, the V25 Low Dropout (LDO) and SIRC12M/FOSC etc. can be optionally on. Both code RAM and data RAM can optionally retain 32 KB SRAM during standby mode. Refer to the Reference Manual for detailed settings.

The table below lists the chip RUN IDD current. The peripheral enabled/disabled here means enabling/disabling the peripherals' clock gating control (CGC).

Table 7. Chip RUN IDD

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|------------------------|--|------|-------------------|------|------|-------|
| I _{dd_active} | Active mode current - all peripherals disabled, while1, 150 MHz/75 MHz for Core/Bus, Cache enable, 25°C | - | 24.5 | 26.2 | mA | |
| | Active mode current - all peripherals enabled and clock switch 150 MHz PLL0 output, while1, 150 MHz/75 MHz for Core/Bus, Cache enable, 25°C | - | 36.3 | 38.0 | mA | |
| | Active mode current - all peripherals enabled and clock switch 150 MHz PLL0 output, while1, 150 MHz/75 MHz for Core/Bus, Cache enable, 125°C | - | 42.2 | 98.1 | mA | |
| I _{dd_wait} | Wait mode – all peripherals enable and clock switch 150 MHz PLL0 output, 25°C | - | 27.1 | 28.8 | mA | |
| | Wait mode – all peripherals enable and clock switch 150 MHz PLL0 output, 105°C | - | 30.0 | 85.9 | mA | |
| | Wait mode – all peripherals enable and clock switch 150 MHz PLL0 output, 125°C | - | 33.0 | 88.9 | mA | |

1. Typical value indicates the typical silicon process and the average current values at the nominal internally regulated V11 supply voltage, VDD_HV_A = 5.0 V, and VDD_HV_B = 5.0 V.

Table 8. Chip low power IDD

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|-------------------------|--|------|-------------------|--------|------|-------|
| I _{dd_stop} | STOP Mode, 25°C | - | 2.6 | 4.2 | mA | |
| | STOP Mode, 105°C | - | 6.1 | 22.3 | mA | |
| | STOP Mode, 125°C | - | 9.3 | 36.7 | mA | |
| I _{dd_standby} | Standby Mode, all 64K RAM retention, 25°C | - | 69.2 | 135.8 | μA | |
| | Standby Mode, only 32K RAM retention, 25°C | - | 59.3 | 125.9 | μA | |
| | Standby Mode, no RAM retention, 25°C | - | 49.3 | 115.9 | μA | |
| | Standby Mode, no RAM retention, 125°C | - | 476.7 | 3644.1 | μA | |
| | Standby Mode, no RAM retention, SIRC12M Enable, 25°C | - | 161.8 | 228.4 | μA | |
| | Standby Mode, no RAM retention, SIRC32k Enable, 25°C | - | 53.2 | 119.8 | μA | |

1. Typical value indicates the typical silicon process and the average current values at the nominal internally regulated V11 supply voltage, VDD_HV_A = 5.0 V, and VDD_HV_B = 5.0 V.

3.8 PMC Internal LDO

The chip contains two LDO supply outputs: V25 and V11. Both V25 and V11 support the Full Performance Mode (FPM) and Reduce Power Mode (RPM). External cap needs to be put on the V25/V11 pin to make sure LDO function works as expected.

Table 9. V25 LDO specification

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|----------------------|------------------------------|------|------|------|------|-------|
| V _{DD_HV_A} | V25 input supply voltage | 3 | - | 5.5 | V | |
| V25 | V25 regulator output voltage | 2.25 | - | 2.75 | V | |
| C _{out} | External output capacitor | - | 220 | - | nF | |

Table 10. Core LDO specification

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|----------------------|------------------------------|------|------|------|------|-------|
| V _{DD_HV_A} | V11 input supply voltage | 3 | - | 5.5 | V | |
| V11 | V11 regulator output voltage | 1.06 | - | 1.21 | V | |
| C _{out} | External output capacitor | - | 1.1 | 2.2 | μF | |

3.9 ESD Ratings

The Electrostatic Discharge (ESD) result follows the industry test standard.

Table 11. ESD ratings

| Symbol | Description | Min. | Max. | Unit | Notes | |
|-----------|---|---------------------------------|------|------|---------|---------|
| V_{HBM} | Electrostatic discharge voltage, human body model (HBM) | -2000 | 2000 | V | 1, 2, 3 | |
| V_{CDM} | Electrostatic discharge voltage, charged-device model (CDM) | All pins except the corner pins | -500 | 500 | V | 1, 3, 4 |
| | | Corner pins only | -750 | 750 | V | |
| I_{LAT} | Latch-up current at ambient temperature of 125°C | -100 | 100 | mA | 1, 3, 5 | |

1. Device failure is defined as the situation where the device fails to meet the specification requirements after being exposed to ESD pulses.
2. This parameter is tested in compliance with AEC-Q100-002.
3. All ESD tests comply with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
4. This parameter is tested in compliance with AEC-Q100-011.
5. This parameter is tested in compliance with AEC-Q100-004.

Chapter 4 I/O Parameter

4.1 IO DC Specification

The IO can work with supplies from 3.0 V to 5.5 V. The tables below list specifications for the supplies.

Table 12. 3V IO DC specification

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|------------------------|---|---------------|------|-------------|------|-------|
| V _{IH} | Input high voltage | 0.65*VDD_IO | - | - | V | |
| V _{IL} | Input low voltage | - | - | 0.35*VDD_IO | V | |
| V _{HYS} | Input hysteresis | 0.07*VDD_IO | - | - | V | |
| V _{oh_normal} | I/O current source capability with Ioh=4mA | VDD_IO - 0.68 | - | - | V | |
| V _{ol_normal} | I/O current sink capability with Iol=4mA | - | - | 0.712 | V | |
| V _{oh_fast} | I/O current source capability with Ioh=4mA and DSE=0 | VDD_IO - 0.78 | - | - | V | |
| V _{ol_fast} | I/O current sink capability with Iol=4mA and DSE=0 | - | - | 0.751 | V | |
| V _{oh_fast} | I/O current source capability with Ioh=8mA and DSE=1 | VDD_IO - 0.78 | - | - | V | |
| V _{ol_fast} | I/O current sink capability with Iol=8mA and DSE=1 | - | - | 0.751 | V | |
| I _{PU} | Internal pullup current (Rload=0, output tie to VSS) | 65 | - | 124 | μA | |
| I _{PD} | Internal pulldown current (Rload=0, output tie to VDD_IO) | 68 | - | 133 | μA | |

Table 13. 5V IO DC specification

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|------------------------|--|---------------|------|-------------|------|-------|
| V _{IH} | Input high voltage | 0.65*VDD_IO | - | - | V | |
| V _{IL} | Input low voltage | - | - | 0.35*VDD_IO | V | |
| V _{HYS} | Input hysteresis | 0.07*VDD_IO | - | - | V | |
| V _{oh_normal} | I/O current source capability with Ioh=4mA | VDD_IO - 0.68 | - | - | V | |
| V _{ol_normal} | I/O current sink capability with Iol=4mA | - | - | 0.46 | V | |
| V _{oh_fast} | I/O current source capability with Ioh=4mA and DSE=0 | VDD_IO - 0.5 | - | - | V | |
| V _{ol_fast} | I/O current sink capability with Iol = 4mA and DSE = 0 | - | - | 0.444 | V | |

Table 13. 5V IO DC specification (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|----------------------|--|--------------|------|-------|------|-------|
| V _{oh_fast} | I/O current source capability with I _{oh} = 8mA and DSE = 1 | VDD_IO - 0.5 | - | - | V | |
| V _{ol_fast} | I/O current sink capability with I _{ol} = 8mA and DSE = 1 | - | - | 0.444 | V | |
| I _{PU} | Internal pullup current (Rload = 0, output tie to VSS) | 107 | - | 213 | μA | |
| I _{PD} | Internal pulldown current (Rload = 0, output tie to VDD_IO) | 110 | - | 210 | μA | |

4.2 IO AC Specification

The below is the IO AC specification, wherein the minimum value is based on 3.6 V/5.5 V/150°C condition and the maximum value is based on 3.0 V/4.5 V/-40°C condition. **Note:** The specification is based on simulation data.

Table 14. 3V IO AC specification

| Symbol | SRE | DSE | Rise Time (ns) | | Fall Time (ns) | | Capacitance (pF) |
|-----------------------|-----|-----|----------------|-------|----------------|-------|------------------|
| | | | Min. | Max. | Min. | Max. | |
| t _{RFnormal} | 0 | | 2.12 | 8.82 | 2.3 | 8.64 | 25, 20%-80% r/f |
| t _{RFnormal} | 1 | | 3.3 | 10.98 | 3.1 | 10.32 | 25, 20%-80% r/f |
| t _{RFfast} | | 1 | 1.52 | 4.63 | 1.39 | 4.53 | 25, 20%-80% r/f |
| t _{RFfast} | | 0 | 2.77 | 8.04 | 2.75 | 8.39 | 25, 20%-80% r/f |

Table 15. 5V IO AC specification

| Symbol | SRE | DSE | Rise Time (ns) | | Fall Time (ns) | | Capacitance (pF) |
|-----------------------|-----|-----|----------------|------|----------------|------|------------------|
| | | | Min. | Max. | Min. | Max. | |
| t _{RFnormal} | 0 | | 2.16 | 6.41 | 2.15 | 6.08 | 25, 20%-80% r/f |
| t _{RFnormal} | 1 | | 2.67 | 7.82 | 2.43 | 7.19 | 25, 20%-80% r/f |
| t _{RFfast} | | 1 | 1.14 | 3.18 | 1.11 | 3.09 | 25, 20%-80% r/f |
| t _{RFfast} | | 0 | 2.16 | 6.7 | 2.31 | 6.06 | 25, 20%-80% r/f |

Chapter 5 Clock Specification

5.1 FOSC Specification

The Fast Oscillator (FOSC) supports the range of 16 - 48 MHz. To avoid the startup noise impact, software should wait enough time before using the clock. The FOSC can keep enabled during standby/stop mode.

Figure 3. Crystal connection diagram




Table 16. FOSC specification

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|---------------|---|-------|------|-------|---------|-----------------------|
| f_{osc} | Oscillator crystal or resonator frequency | 16 | 40 | 48 | MHz | |
| T_{st_osc} | Startup time | - | 600 | - | μs | |
| I_{dd_osc} | Current consumption | - | 1200 | - | μA | |
| GM | Gain Amplifier transconductance | 11.07 | - | 26.24 | mA/V | Select max GM setting |

For crystal selection, usually require $g_m > 5 * g_{m_{crit}}$.

- Formula $gain_{margin} = g_m / g_{m_{crit}}$, where:
 - g_m is the oscillator transconductance specified in the data sheet. Note that the oscillator transconductance is in the range of a dozen of mA/V.
 - $g_{m_{crit}}$ is defined as the minimal transconductance of an oscillator required to maintain a stable oscillation when it is a part of the oscillation loop for which this parameter is relevant.
 - $g_{m_{crit}}$ is computed from oscillation-loop passive components parameters (R_s is 0 here).
- $g_{m_{crit}} = 4 \times ESR (2\pi F)^2 \times (C_0 + C_L)^2$, where:
 - ESR is the equivalent series resistance.
 - C_0 is the crystal shunt capacitance.
 - C_L is the crystal nominal load capacitance, $C_L = C_s + [C_1 * C_2 / (C_1 + C_2)]$ (Note: C_1 should be equal to C_2).
 - F is the crystal nominal oscillation frequency.

5.2 SOSC Specification

The Slow Oscillator (SOSC) supports the 32.768 kHz crystal. To avoid the startup noise impact, software should wait enough time before using the clock. The SOSC will keep enabled during system reset. Only POR/LVD will reset the SOSC.

Table 17. SOSC specification

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|------------------|---|------|--------|------|-----------|-------|
| f_{osc32k} | Oscillator crystal or resonator frequency | - | 32.768 | - | kHz | |
| T_{st_osc32k} | Startup time | - | 1 | - | s | |
| I_{dd_osc32k} | Current consumption | - | 1.8 | - | μ A | |
| GM | Gain Amplifier transconductance | 26 | - | 54.5 | μ A/V | |

5.3 FIRC96M Specification

The FIRC96M is the default system clock after reset. FIRC96M provides two clock sources, one is 96 MHz and the other is 48 MHz. The 96 MHz clock can be selected as the system clock. The 48 MHz clock can be selected as the PLL reference clock and Flash program/erase clock. Software needs to make sure FIRC is enabled and 48 MHz clock output is enabled before a flash program/erase operation or selecting the FIRC as the PLL reference clock. After reset, the FIRC is enabled and both 96 MHz and 48 MHz clock output are enabled.

Table 18. FIRC96M specification

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|----------------------|--|------|------|---------|-----------------|-------|
| $f_{firc96m}$ | firc96m clock frequency range | - | 96 | - | MHz | |
| $\Delta f_{firc96m}$ | Frequency Deviation with 1T trim | - | - | ± 4 | $\%f_{firc96m}$ | |
| $T_{st_firc96m}$ | Startup time (<20% accuracy), from disable | - | 2.4 | - | μ s | |
| | Startup time (<1% accuracy) | - | 30 | - | μ s | |

5.4 SIRC12M Specification

The SIRC12M is used for system low power mode entry. SIRC12M can keep enabled during standby mode. During RUN mode, SIRC12M is always enabled. Clock sources of WDOGx etc. can be selected from SIRC12M divider outputs.

Table 19. SIRC12M specification

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|----------------------|----------------------------------|------|------|---------|-----------------|-------|
| $f_{sirc12m}$ | SIRC12M clock frequency | - | 12 | - | MHz | |
| $\Delta f_{sirc12m}$ | Frequency Deviation with 1T trim | - | - | ± 5 | $\%f_{sirc12m}$ | |
| $T_{st_sirc12m}$ | Startup time from POR | - | 3 | - | μ s | |

5.5 SIRC32k Specification

The SIRC32k can be used for low power wakeup source. It can keep enabled during standby mode.

Table 20. SIRC32k specification

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|-----------------------------|----------------------------------|------|------|---------|------------------------|-------|
| f_{sirc32k} | SIRC32k clock frequency | - | 32 | - | kHz | |
| $\Delta f_{\text{sirc32k}}$ | Frequency Deviation with 1T trim | - | - | ± 5 | $\%f_{\text{sirc32k}}$ | |
| $T_{\text{st_sirc32k}}$ | Startup time from POR | - | - | 20 | μs | |

5.6 PLL0 Specification

The PLL0 can be used for the system clock. The PLL reference clock can select from FIRC96M (48 MHz output) or FOSC. Refer to the *Reference Manual* for detailed settings.

Table 21. PLL0 specification

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|---|------|------|------|---------------|---|
| $f_{\text{pll_ref}}$ | PLL reference frequency range | 2 | - | 16 | MHz | Reference clock after pre-divider |
| $f_{\text{pll_out}}$ | PLL output frequency | 90 | - | 200 | MHz | VCO clock is 2x of this data |
| Duty | Duty cycle | 45 | - | 55 | % | |
| I_{pll} | PLL operating current | - | 1.5 | - | mA | |
| T_{pll} | Frequency 1% lock time from standby mode | - | 120 | - | μs | Polling lock bit by software, and assume reference clock is ready |
| | Frequency 1% lock time from disabled mode | - | 30 | - | μs | Polling lock bit by software, and assume reference clock is ready |

Chapter 6 Non-Volatile Memory (NVM)

6.1 NVM Retention

Table 22. NVM retention specification

| Symbol | Description | Condition | Min. | Typ. | Max. | Unit | Notes |
|----------------------------|--|-------------------------------|------|------|------|--------|-------|
| Program/Erase (P/E) cycles | Number of program/erase cycles per block for 256 KB blocks using Sector Erase | - | 100K | - | - | Cycles | |
| | Number of program/erase cycles per block for 1 MB and 2 MB blocks using Sector Erase | - | 1K | - | - | Cycles | |
| Data Retention | Minimum data retention | Blocks with 0 - 1K P/E cycles | 20 | - | - | Years | |
| | | Blocks with 100K P/E cycles | 10 | - | - | Years | |

6.2 NVM Program/Erase Time

Table 23. NVM program/erase time

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|-----------------------------------|------|------|------|------|-------|
| T _{2wpgm} | 2 words (64 bits) program time | - | 119 | - | μs | |
| T _{32wpgm} | 32 words (1024 bits) program time | - | 384 | - | μs | |
| T _{2kpgm} | 2K bytes sector program time | - | 6 | - | ms | |
| T _{2kers} | 2K bytes sector erase time | - | 3.2 | - | ms | |
| T _{128kmers} | 128K block erase time | - | 21.7 | - | ms | |
| T _{512kmers} | 512K block erase time | - | 29.8 | - | ms | |

Note: The program/erase time will be influenced by temperature. The typical values here are measured at the beginning of the chip lifecycle and at the temperature of 25°C.

6.3 NVM Max Read Timing

For FC4150F1M_B, the maximum NVM read frequency is 37.5 MHz.

If system is configured as 150 MHz, the NVM read wait cycle needs to be set to 4 for FC4150F1M_B.

Chapter 7 Analog

7.1 12-bit SAR ADC

The chip supports up to two 12-bit Successive Approximation (SAR) Analog-to-Digital Converters (ADCs). The specification below is based on minimum chip activity, and the external VRH is used. The below is the ADC specification.

Table 24. ADC specification

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|---------------------|--|------------------------|-------------------|--------------------------|--------|--|
| V _{DDA} | ADC analog supply | 3 | - | 5.5 | V | |
| V _{SSA} | ADC analog ground | -0.1 | 0 | 0.1 | V | |
| V _{REFH} | ADC reference high | 3 | - | 5.5 | V | <=V _{DDA} 2 |
| V _{REFL} | ADC reference low | -0.1 | 0 | 0.1 | V | 2 |
| V _{ADIN} | ADC input | V _{REFL} | - | V _{REFH} | V | |
| C _{ADIN} | ADC input capacitance | - | 6.4 | - | pF | |
| R _{ADIN} | ADC input resistance | - | 1.5 | - | KΩ | |
| R _{AS} | Input source resistance | - | 1 | - | KΩ | |
| TUE | Total unadjusted error - Single | - | ±4 | ±8 | LSB | 3 |
| | Total unadjusted error - Differential | - | ±2 | ±4 | LSB | |
| E _Q | Quantization error | - | ±1 | - | LSB | |
| ENOB | Effective number of bits with 1MSPS@12bit mode | - | 10.5 | - | bits | If VDD is < 4.5 V, the typical value is 10 bits. |
| SINAD | Signal-to-noise plus distortion | - | ENOB*6.02 + 1.76 | - | dB | @1kHz |
| F _{ADCK} | ADC conversion clock frequency | 6 | - | 30 | MHz | |
| I _{dd_adc} | Supply current, single mode on V _{REFH} | - | 0.7 | - | mA | |
| | Supply current, single mode on V _{DDA} | - | 1.75 | - | mA | |
| T _{SU} | Start-up time | - | 5 | - | μs | |
| T _{SMP} | Sample time | 4/(F _{ADCK}) | - | 257/(F _{ADCK}) | - | |
| C _{SMP} | Sample cycles | 4 | - | 257 | cycles | |
| C _{CONV} | Conversion cycles | - | 13 | - | cycles | |
| | Conversion rate | - | - | 1.7 | MS/s | 4 |

1. Typical values assume V_{REFH} = V_{DDA}, Temp = 25 °C, ADC clock = 20 MHz, source impedance = 20 Ω, and input filter capacitor = 10 nF unless otherwise stated. Typical values are used for reference only, not tested in production.
2. For packages without dedicated V_{REFH} and V_{REFL} pins, V_{REFH} is internally tied to V_{DDA}, and V_{REFL} is internally tied to V_{SSA}.
3. There are dead zones when signals near V_{REFH} and V_{REFL}.
4. Max. Conversion Rate = Max. ADC Clock Frequency / (Sample Cycles + Conversion Cycles). Note: Rounding down to the nearest tenth.
5. Appropriate decoupling capacitors to be used to filter noises on the supplies.

6. VSS and VREFL should be shorted on PCB design.
7. Above specifications are for direct channels which are based on 12-bit resolution. Additional mux channels performance may be degraded.
8. The ADC has a dead zone when input is close to VREFL or VREFH. The results here are obtained after calibration and removing the impact of this effect.

Note: Due to triple bonding in lower pin packages, degradation might be seen in ADC parameters.

7.2 CMP Specification

The chip supports high-speed (HS) mode and low-power (LP) mode. The CMPx can work in standby mode.

Table 25. CMP specification

| Symbol | Description | Min. | Typ. | Max. | Unit |
|---------------------------|--|------|------|------------------------|------|
| I _{dd_cmp} | CMP operating current with HS mode | - | 130 | - | μA |
| | CMP operating current with LP mode | - | 6 | - | μA |
| V _{input} | Analog input voltage | 0.1 | - | V _{DDA} - 0.1 | V |
| V _{input_offset} | Analog input offset voltage with HS mode | - | ±2 | 40 | mV |
| | Analog input offset voltage with LP mode | - | ±4 | 40 | mV |
| HYS | Analog comparator hysteresis: | - | - | - | - |
| | Hyst = 00 | - | 0 | - | mV |
| | Hyst = 01 | - | 15 | - | mV |
| | Hyst = 10 | - | 30 | - | mV |
| | Hyst = 11 | - | 45 | - | mV |
| T _{init} | Initialization delay | - | - | 30 | μs |
| T _{prop} | Propagation delay, 100 mV over drive, supply > 3.0 V (HS mode) | - | 50 | 200 | ns |
| | Propagation delay, 100 mV over drive, supply > 3.0 V (LP mode) | - | 1.6 | 5 | μs |
| V _{idd_dac} | 8-bit DAC current adder | - | 10 | - | μA |
| INL | 8-bit DAC integral non-linearity | - | ±1 | ±3 | LSB |
| DNL | 8-bit DAC differential non-linearity | - | ±0.5 | ±1 | LSB |


Chapter 8 Peripherals

All peripherals' timings shown below are based on 25 pF (OSPI is 15 pF) external loading and input transitions of 1 ns. For normal pad, the SRE is set to 0; for fast pad, the DSE is set to 1. The rise/fall timing is based on 20% VDD_HV to 80% VDD_HV thresholds. Besides, the delay time is based on 50% VDD_HV to 50% VDD_HV thresholds.

8.1 FCSPI Specification


The FCSPI supports a configurable clock by writing the SCK_POL/SCK_PHA bits, as well as both master and slave mode. The figures below show the timing requirements in different settings.

Figure 4. FCSPI master mode timing (SCK_PHA=0)




Note:
1. If configured as an output.

Figure 5. FCSPI master mode timing (SCK_PHA=1)




Note:
1. If configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 6. FCSPi slave mode timing (SCK_PHA=0)



Note:
1. The bus is driven but may not be equal to the valid serial data being sent.

Figure 7. FCSPi slave mode timing (SCK_PHA=1)



Note:
1. The bus is driven but may not be equal to the valid serial data being sent.

The below is the FCSPI 3.0-3.6V electrical specification.

Table 26. FCSPI 3V specification

| 3.0 - 3.6 V | | | | | | | |
|----------------------------|-------------------|---|-------|------|-------|------------------|-------|
| Normal Pad (master) | | | | | | | |
| Number | Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| 1 | f _{op} | Frequency of operation (loopback) | - | - | 15 | MHz | |
| | | Frequency of operation (internal clock) | - | - | 12.5 | MHz | |
| 2 | t _{sck} | SCK period (loopback) | 66.7 | - | - | ns | |
| | | SCK period (internal clock) | 80 | - | - | ns | |
| 3 | t _{Lead} | Enable lead time | - | 1/2 | - | t _{sck} | |
| 4 | t _{Lag} | Enable Lag time | - | 1/2 | - | t _{sck} | |
| 5 | t _{wsck} | SCK high/low width | - | - | - | ns | |
| 6 | t _{su} | Data Setup time (loopback) | 6 | - | - | ns | |
| | | Data Setup time (internal clock) | 30 | - | - | ns | |
| 7 | t _{HI} | Data Hold time (loopback) | 5.5 | - | - | ns | |
| | | Data Hold time (internal clock) | 0 | - | - | ns | |
| 10 | t _v | Data Valid (after SCK edge) | - | - | 5 | ns | |
| 11 | t _{HO} | Data Hold time (outputs) | -10 | - | - | ns | |
| 12 | t _{RFI} | Rise or Fall time (inputs) | 0.5 | - | 3 | ns | |
| 13 | t _{RFO} | Rise or Fall time (outputs) | 2.8 | - | 7 | ns | |
| Fast Pad (master) | | | | | | | |
| Number | Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| 1 | f _{op} | Frequency of operation (loopback) | - | - | 20 | MHz | |
| | | Frequency of operation (internal clock) | - | - | 18.75 | MHz | |
| 2 | t _{sck} | SCK period (loopback) | 50 | - | - | ns | |
| | | SCK period (internal clock) | 53.28 | - | - | ns | |
| 3 | t _{Lead} | Enable lead time | - | 1/2 | - | t _{sck} | |
| 4 | t _{Lag} | Enable Lag time | - | 1/2 | - | t _{sck} | |
| 5 | t _{wsck} | SCK high/low width | - | - | - | ns | |
| 6 | t _{su} | Data Setup time (loopback) | 4 | - | - | ns | |
| | | Data Setup time (internal clock) | 20 | - | - | ns | |
| 7 | t _{HI} | Data Hold time (loopback) | 5 | - | - | ns | |
| | | Data Hold time (internal clock) | 0 | - | - | ns | |
| 10 | t _v | Data Valid (after SCK edge) | - | - | 5 | ns | |
| 11 | t _{HO} | Data Hold time (outputs) | -10 | - | - | ns | |
| 12 | t _{RFI} | Rise or Fall time (inputs) | 0.5 | - | 3 | ns | |
| 13 | t _{RFO} | Rise or Fall time (outputs) | 1.8 | - | 8 | ns | |

Table 26. FCSP1 3V specification (continued)

| Normal Pad (slave) | | | | | | | |
|--------------------|------------|-----------------------------|------|------|------|-----------|-------|
| Number | Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| 1 | f_{op} | Frequency of operation | - | - | 12.5 | MHz | |
| 2 | t_{sck} | SCK period | 80 | - | - | ns | |
| 3 | t_{Lead} | Enable lead time | - | 1/2 | - | t_{sck} | |
| 4 | t_{Lag} | Enable Lag time | - | 1/2 | - | t_{sck} | |
| 5 | t_{wsck} | SCK high/low width | - | - | - | ns | |
| 6 | t_{SU} | Data Setup time | 4 | - | - | ns | |
| 7 | t_{HI} | Data Hold time | 4 | - | - | ns | |
| 8 | t_a | Slave access time | - | - | 40 | ns | |
| 9 | t_{dis} | Slave MISO disable time | - | - | 40 | ns | |
| 10 | t_v | Data Valid (after SCK edge) | - | - | 30 | ns | |
| 11 | t_{HO} | Data Hold time (outputs) | 4 | - | - | ns | |
| 12 | t_{RFI} | Rise or Fall time (inputs) | 0.5 | - | 3 | ns | |
| 13 | t_{RFo} | Rise or Fall time (outputs) | 2.8 | - | 7 | ns | |
| Fast Pad (slave) | | | | | | | |
| Number | Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| 1 | f_{op} | Frequency of operation | - | - | 15 | MHz | |
| 2 | t_{sck} | SCK period | 66.7 | - | - | ns | |
| 3 | t_{Lead} | Enable lead time | - | 1/2 | - | t_{sck} | |
| 4 | t_{Lag} | Enable Lag time | - | 1/2 | - | t_{sck} | |
| 5 | t_{wsck} | SCK high/low width | - | - | - | ns | |
| 6 | t_{SU} | Data Setup time | 4 | - | - | ns | |
| 7 | t_{HI} | Data Hold time | 4 | - | - | ns | |
| 8 | t_a | Slave access time | - | - | 33.3 | ns | |
| 9 | t_{dis} | Slave MISO disable time | - | - | 33.3 | ns | |
| 10 | t_v | Data Valid (after SCK edge) | - | - | 21 | ns | |
| 11 | t_{HO} | Data Hold time (outputs) | 4 | - | - | ns | |
| 12 | t_{RFI} | Rise or Fall time (inputs) | 0.5 | - | 3 | ns | |
| 13 | t_{RFo} | Rise or Fall time (outputs) | 1.8 | - | 8 | ns | |

The below is the FCSPI 4.5 to 5.5 V electrical specification.

Table 27. FCSPI 5V specification

| 4.5 - 5.5 V | | | | | | | |
|---------------------|-------------------|---|-------|------|-------|------------------|-------|
| Normal Pad (master) | | | | | | | |
| Number | Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| 1 | f _{op} | Frequency of operation (loopback) | - | - | 18.75 | MHz | |
| | | Frequency of operation (internal clock) | - | - | 15 | MHz | |
| 2 | t _{sck} | SCK period (loopback) | 53.28 | - | - | ns | |
| | | SCK period (internal clock) | 66.7 | - | - | ns | |
| 3 | t _{Lead} | Enable lead time | - | 1/2 | - | t _{sck} | |
| 4 | t _{Lag} | Enable Lag time | - | 1/2 | - | t _{sck} | |
| 5 | t _{wsck} | SCK high/low width | - | - | - | ns | |
| 6 | t _{su} | Data Setup time (loopback) | 5.5 | - | - | ns | |
| | | Data Setup time (internal clock) | 24 | - | - | ns | |
| 7 | t _{HI} | Data Hold time (loopback) | 5 | - | - | ns | |
| | | Data Hold time (internal clock) | 0 | - | - | ns | |
| 10 | t _v | Data Valid (after SCK edge) | - | - | 5 | ns | |
| 11 | t _{HO} | Data Hold time (outputs) | -10 | - | - | ns | |
| 12 | t _{rFi} | Rise or Fall time (inputs) | 0.5 | - | 3 | ns | |
| 13 | t _{rFo} | Rise or Fall time (outputs) | 2.8 | - | 7 | ns | |
| Fast Pad (master) | | | | | | | |
| Number | Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| 1 | f _{op} | Frequency of operation (loopback) | - | - | 24 | MHz | |
| | | Frequency of operation (internal clock) | - | - | 18.75 | MHz | |
| 2 | t _{sck} | SCK period (loopback) | 41.67 | - | - | ns | |
| | | SCK period (internal clock) | 53.28 | - | - | ns | |
| 3 | t _{Lead} | Enable lead time | - | 1/2 | - | t _{sck} | |
| 4 | t _{Lag} | Enable Lag time | - | 1/2 | - | t _{sck} | |
| 5 | t _{wsck} | SCK high/low width | - | - | - | ns | |
| 6 | t _{su} | Data Setup time (loopback) | 4 | - | - | ns | |
| | | Data Setup time (internal clock) | 17 | - | - | ns | |
| 7 | t _{HI} | Data Hold time (loopback) | 5 | - | - | ns | |
| | | Data Hold time (internal clock) | 0 | - | - | ns | |
| 10 | t _v | Data Valid (after SCK edge) | - | - | 5 | ns | |
| 11 | t _{HO} | Data Hold time (outputs) | -10 | - | - | ns | |
| 12 | t _{rFi} | Rise or Fall time (inputs) | 0.5 | - | 3 | ns | |
| 13 | t _{rFo} | Rise or Fall time (outputs) | 1.8 | - | 8 | ns | |

Table 27. FCSP1 5V specification (continued)

| Normal Pad (slave) | | | | | | | |
|--------------------|------------|-----------------------------|------|------|------|-----------|-------|
| Number | Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| 1 | f_{op} | Frequency of operation | - | - | 12.5 | MHz | |
| 2 | t_{sck} | SCK period | 80 | - | - | ns | |
| 3 | t_{Lead} | Enable lead time | - | 1/2 | - | t_{sck} | |
| 4 | t_{Lag} | Enable Lag time | - | 1/2 | - | t_{sck} | |
| 5 | t_{wsck} | SCK high/low width | - | - | - | ns | |
| 6 | t_{SU} | Data Setup time | 4 | - | - | ns | |
| 7 | t_{HI} | Data Hold time | 4 | - | - | ns | |
| 8 | t_a | Slave access time | - | - | 40 | ns | |
| 9 | t_{dis} | Slave MISO disable time | - | - | 40 | ns | |
| 10 | t_v | Data Valid (after SCK edge) | - | - | 25 | ns | |
| 11 | t_{HO} | Data Hold time (outputs) | 4 | - | - | ns | |
| 12 | t_{RFi} | Rise or Fall time (inputs) | 0.5 | - | 3 | ns | |
| 13 | t_{RFo} | Rise or Fall time (outputs) | 2.8 | - | 7 | ns | |
| Fast Pad (slave) | | | | | | | |
| Number | Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| 1 | f_{op} | Frequency of operation | - | - | 20 | MHz | |
| 2 | t_{sck} | SCK period | 50 | - | - | ns | |
| 3 | t_{Lead} | Enable lead time | - | 1/2 | - | t_{sck} | |
| 4 | t_{Lag} | Enable Lag time | - | 1/2 | - | t_{sck} | |
| 5 | t_{wsck} | SCK high/low width | - | - | - | ns | |
| 6 | t_{SU} | Data Setup time | 4 | - | - | ns | |
| 7 | t_{HI} | Data Hold time | 4 | - | - | ns | |
| 8 | t_a | Slave access time | - | - | 25 | ns | |
| 9 | t_{dis} | Slave MISO disable time | - | - | 25 | ns | |
| 10 | t_v | Data Valid (after SCK edge) | - | - | 18 | ns | |
| 11 | t_{HO} | Data Hold time (outputs) | 4 | - | - | ns | |
| 12 | t_{RFi} | Rise or Fall time (inputs) | 0.5 | - | 3 | ns | |
| 13 | t_{RFo} | Rise or Fall time (outputs) | 1.8 | - | 8 | ns | |

8.2 OSPI Specification

Table 28. OSPI timing

| 3.0 - 3.6 V | | | | | | | | |
|---------------------------|----------|------|--------------|------|--------------|------|---------------|------|
| Description | Symbol | unit | SDR | | DDR | | | |
| | | | PAD loopback | | PAD loopback | | External RWDS | |
| | | | Min. | Max. | Min. | Max. | Min. | Max. |
| SCK Clock Frequency | F_SCK | MHz | - | 50 | - | 33 | - | 50 |
| SCK clock Period | t_SCK | ns | 20 | - | 33 | - | 20 | - |
| SCK Duty Cycle | Tch, Tcl | % | 45 | 55 | 45 | 55 | 45 | 55 |
| Data Input Setup Time | Tis | ns | 3 | - | 3 | - | -0.5 | 0.5 |
| Data Input Hold Time | Tih | ns | 1 | - | 1 | - | -0.5 | 0.5 |
| Data Output Valid Time | Tov | ns | - | 6 | - | 6 | - | 6 |
| Data Output In-Valid Time | Tiv | ns | - | 3 | - | 3 | - | 3 |
| CS to SCK | Tcs | ns | 20 | - | 20 | - | 20 | - |
| SCK to CS | Tsc | ns | 10 | - | 10 | - | 10 | - |
| Input transition | Titr | ns | 2.5 | | | | | |
| Output Load | Cload | pf | 15 | | | | | |

Figure 8. OSPI SDR/DDR in mode




Figure 9. OSPI SDR/DDR out mode





Figure 10. HyperRAM mode



Flagchip

Chapter 9 Debug Modules

The chip supports both JTAG and Serial Wire Debug (SWD) interface, and it also has the TPIU interface.

9.1 SWD Specification

Figure 11. SWD clock timing diagram




Figure 12. SWD data timing diagram




Table 29. SWD electrical specification

| SWD | | | | | | | |
|--------|-----------------|---------------------------------|-----------------------|------|-----------------------|------|-------|
| Number | Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| 1 | S ₁ | SWD_CLK frequency | - | - | 25 | MHz | |
| 2 | S ₂ | SWD_CLK period | 1/S ₁ | - | - | ns | |
| 3 | S ₃ | SWD_CLK clock pulse width | S ₂ /2 - 5 | - | S ₂ /2 + 5 | ns | |
| 4 | S ₄ | SWD_CLK rise or fall time | 1 | - | 3 | ns | |
| 5 | S ₅ | SCK high/low width | - | - | - | ns | |
| 6 | S ₆ | SWD_DIO data setup time | 6 | - | - | ns | |
| 7 | S ₇ | SWD_DIO data hold time | 3 | - | - | ns | |
| 8 | S ₈ | SWD_CLK to SWD_DIO data valid | - | - | - | ns | |
| 9 | S ₉ | SWD_CLK to SWD_DIO data high-z | 0 | - | - | ns | |
| 10 | S ₁₀ | SWD_CLK to SWD_DIO data invalid | 0 | - | - | ns | |

9.2 Trace Block

Figure 13. Trace block timing diagram




Table 30. Trace block electrical specification

| Trace Interface on normal pad | | | | | | | |
|-------------------------------|-------------|------------------------|------|------|------|------|-------|
| Number | Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| 1 | f_{trace} | Frequency of operation | - | - | 25 | MHz | |
| 2 | t_{dvo} | Data output valid | - | - | 7.5 | ns | |
| 3 | t_{dvi} | Data output invalid | -4 | - | - | ns | |
| Trace Interface on HS pad | | | | | | | |
| Number | Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| 1 | f_{trace} | Frequency of operation | - | - | 50 | MHz | |
| 2 | t_{dvo} | Data output valid | - | - | 7 | ns | |
| 3 | t_{dvi} | Data output invalid | 0 | - | - | ns | |

9.3 JTAG Interface

Figure 14. JTAG clock timing diagram




Figure 15. Boundary timing diagram




Figure 16. JTAG TAP timing diagram




Table 31. JTAG electrical specification

| JTAG | | | | | | | |
|--------|-----------------|-------------------------------------|------|------|------|------|-------|
| Number | Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| 1 | J ₁ | TCLK frequency | - | - | 15 | MHz | |
| 2 | J ₂ | TCLK period | 64 | - | - | ns | |
| 3 | J ₃ | TCLK duty | 45% | - | 55% | - | |
| 4 | J ₄ | TCLK rise and fall times | 1 | - | 3 | ns | |
| 5 | J ₅ | Boundary input setup (TCLK) | 6 | - | - | ns | |
| 6 | J ₆ | Boundary input hold (TCLK) | 2 | - | - | ns | |
| 7 | J ₇ | TCLK low to Boundary output valid | - | - | 32 | ns | |
| 8 | J ₈ | TCLK low to Boundary output invalid | 0 | - | - | ns | |
| 9 | J ₉ | TCLK low to Boundary output high-Z | - | - | 32 | ns | |
| 10 | J ₁₀ | TMS/TDI setup (TCLK) | 6 | - | - | ns | |
| 11 | J ₁₁ | TMS/TDI hold (TCLK) | 2 | - | - | ns | |
| 12 | J ₁₂ | TCLK low to TDO output valid | - | - | 32 | ns | |
| 13 | J ₁₃ | TCLK low to TDO output invalid | 0 | - | - | ns | |
| 14 | J ₁₄ | TCLK low to TDO output high-Z | - | - | 32 | ns | |

Chapter 10 Package

10.1 Thermal Data

The following table shows the FC4150F1M_B package thermal data. The user can calculate the maximum junction based on the package type, environment and PCB etc.


Table 32. Thermal package simulation data

| R θ JA | Description | Package | FC4150F1M_B | Unit |
|---|-------------------------|---------|-------------|------|
| Thermal resistance, Junction to Ambient (Natural Convection) | Single-layer board (1s) | 144LQFP | 62 | °C/W |
| | Four-layer board (2s2p) | | 55 | |
| | Single-layer board (1s) | 100LQFP | 69 | |
| | Four-layer board (2s2p) | | 61 | |
| | Single-layer board (1s) | 64LQFP | 53 | |
| | Four-layer board (2s2p) | | 45 | |
| Thermal resistance, Junction to Ambient (@1m/s) | Single-layer board (1s) | 144LQFP | 52 | |
| | Four-layer board (2s2p) | | 47 | |
| | Single-layer board (1s) | 100LQFP | 58 | |
| | Four-layer board (2s2p) | | 53 | |
| | Single-layer board (1s) | 64LQFP | 42 | |
| | Four-layer board (2s2p) | | 36 | |

10.2 Package Dimension

For FC4150F1M_B, there are 64LQFP, 100LQFP and 144LQFP package options. The following figures show the package dimensions.

Figure 17. 144LQFP package



CONTROL DIMENSIONS ARE IN MILLIMETERS.

| SYMBOL | MILLIMETER | | | INCH | | |
|----------------|------------|-------|------|-------|-------|-------|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | — | — | 1.60 | — | — | 0.063 |
| A1 | 0.05 | — | 0.15 | 0.002 | — | 0.006 |
| A2 | 1.35 | 1.40 | 1.45 | 0.053 | 0.055 | 0.057 |
| D | 22 | BSC. | — | 0.866 | BSC. | — |
| D1 | 20 | BSC. | — | 0.787 | BSC. | — |
| E | 22 | BSC. | — | 0.866 | BSC. | — |
| E1 | 20 | BSC. | — | 0.787 | BSC. | — |
| R2 | 0.08 | — | 0.20 | 0.003 | — | 0.008 |
| R1 | 0.08 | — | — | 0.003 | — | — |
| θ | 0 | 3.5 | 7 | 0 | 3.5 | 7 |
| θ_1 | 0 | — | — | 0 | — | — |
| θ_2 | 11 | 12 | 13 | 11 | 12 | 13 |
| θ_3 | 11 | 12 | 13 | 11 | 12 | 13 |
| c | 0.09 | 0.127 | 0.20 | 0.004 | 0.005 | 0.008 |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |
| L ₁ | — | 1.00 | REF. | — | 0.039 | REF. |
| S | 0.20 | — | — | 0.008 | — | — |


TOP VIEW

| SYMBOL | 144L | | | | | |
|---------------------------------|------------|------|------|------------|-------|-------|
| | MILLIMETER | | | INCH | | |
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| b | 0.17 | 0.20 | 0.27 | 0.007 | 0.008 | 0.011 |
| e | 0.50 BSC. | | | 0.020 BSC. | | |
| D2 | 17.50 | | | 0.689 | | |
| E2 | 17.50 | | | 0.689 | | |
| TOLERANCES OF FORM AND POSITION | | | | | | |
| aaa | 0.20 | | | 0.008 | | |
| bbb | 0.20 | | | 0.008 | | |
| ccc | 0.08 | | | 0.003 | | |
| ddd | 0.08 | | | 0.003 | | |

NOTES :

- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08mm.
DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. THE MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD SHALL NOT BE LESS THAN 0.07mm.
- THE TOP PACKAGE BODY SIZE MAY BE SMALLER THAN THE BOTTOM PACKAGE BODY SIZE.

Figure 18. 100LQFP package



CONTROL DIMENSIONS ARE IN MILLIMETERS.

| SYMBOL | MILLIMETER | | | INCH | | |
|----------------|------------|-------|------|------------|-------|-------|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | — | — | 1.60 | — | — | 0.063 |
| A1 | 0.05 | — | 0.15 | 0.002 | — | 0.006 |
| A2 | 1.35 | 1.40 | 1.45 | 0.053 | 0.055 | 0.057 |
| D | 16 BSC. | | | 0.630 BSC. | | |
| D1 | 14 BSC. | | | 0.551 BSC. | | |
| E | 16 BSC. | | | 0.630 BSC. | | |
| E1 | 14 BSC. | | | 0.551 BSC. | | |
| R2 | 0.08 | — | 0.20 | 0.003 | — | 0.008 |
| R1 | 0.08 | — | — | 0.003 | — | — |
| θ | 0 | 3.5 | 7 | 0 | 3.5 | 7 |
| θ_1 | 0 | — | — | 0 | — | — |
| θ_2 | 11 | 12 | 13 | 11 | 12 | 13 |
| θ_3 | 11 | 12 | 13 | 11 | 12 | 13 |
| c | 0.09 | 0.127 | 0.20 | 0.004 | 0.005 | 0.008 |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |
| L ₁ | 1.00 REF. | | | 0.039 REF. | | |
| S | 0.20 | — | — | 0.008 | — | — |


TOP VIEW

| SYMBOL | 100L | | | | | |
|---------------------------------|------------|------|------|------------|-------|-------|
| | MILLIMETER | | | INCH | | |
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| b | 0.17 | 0.20 | 0.27 | 0.007 | 0.008 | 0.011 |
| e | 0.50 BSC. | | | 0.020 BSC. | | |
| D2 | 12.00 | | | 0.472 | | |
| E2 | 12.00 | | | 0.472 | | |
| TOLERANCES OF FORM AND POSITION | | | | | | |
| aaa | 0.20 | | | 0.008 | | |
| bbb | 0.20 | | | 0.008 | | |
| ccc | 0.08 | | | 0.003 | | |
| ddd | 0.08 | | | 0.003 | | |

NOTES :

- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08mm.
DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. THE MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD SHALL NOT BE LESS THAN 0.07mm.
- THE TOP PACKAGE BODY SIZE MAY BE SMALLER THAN THE BOTTOM PACKAGE BODY SIZE.

Figure 19. 64LQFP package



COTROL DIMENSIONS ARE IN MILLIMETERS.

| SYMBOL | MILLIMETER | | | INCH | | |
|------------|------------|------|------|------------|-------|-------|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | — | — | 1.60 | — | — | 0.063 |
| A1 | 0.05 | — | 0.15 | 0.002 | — | 0.006 |
| A2 | 1.35 | 1.40 | 1.45 | 0.053 | 0.055 | 0.057 |
| D | 12.00 BSC. | | | 0.472 BSC. | | |
| D1 | 10.00 BSC. | | | 0.393 BSC. | | |
| E | 12.00 BSC. | | | 0.472 BSC. | | |
| E1 | 10.00 BSC. | | | 0.393 BSC. | | |
| R2 | 0.08 | — | 0.20 | 0.003 | — | 0.008 |
| R1 | 0.08 | — | — | 0.003 | — | — |
| θ | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| θ_1 | 0° | — | — | 0° | — | — |
| θ_2 | 11° | 12° | 13° | 11° | 12° | 13° |
| θ_3 | 11° | 12° | 13° | 11° | 12° | 13° |
| c | 0.09 | — | 0.20 | 0.004 | — | 0.008 |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |
| L1 | 1.00 REF | | | 0.039 REF | | |
| S | 0.20 | — | — | 0.008 | — | — |

| SYMBOL | 44L | | | 64L | | | 80L | | | | | | | | | | | |
|---------------------------------|-----------|------|------|------------|-------|-------|-----------|------|------|------------|-------|-------|-----------|------|------|------------|-------|-------|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | | | |
| b | 0.22 | 0.30 | 0.38 | 0.009 | 0.012 | 0.015 | 0.17 | 0.20 | 0.27 | 0.007 | 0.008 | 0.011 | 0.13 | 0.16 | 0.23 | 0.005 | 0.006 | 0.009 |
| e | 0.80 BSC. | | | 0.031 BSC. | | | 0.50 BSC. | | | 0.020 BSC. | | | 0.40 BSC. | | | 0.016 BSC. | | |
| D2 | 8.00 | | | 0.315 | | | 7.50 | | | 0.295 | | | 7.60 | | | 0.299 | | |
| E2 | 8.00 | | | 0.315 | | | 7.50 | | | 0.295 | | | 7.60 | | | 0.299 | | |
| TOLERANCES OF FORM AND POSITION | | | | | | | | | | | | | | | | | | |
| aaa | 0.20 | | | 0.008 | | | 0.20 | | | 0.008 | | | 0.20 | | | 0.008 | | |
| bbb | 0.20 | | | 0.008 | | | 0.20 | | | 0.008 | | | 0.20 | | | 0.008 | | |
| ccc | 0.10 | | | 0.004 | | | 0.08 | | | 0.003 | | | 0.08 | | | 0.003 | | |
| ddd | 0.20 | | | 0.008 | | | 0.08 | | | 0.003 | | | 0.07 | | | 0.003 | | |

NOTES :

- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08mm. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07mm FOR 0.4mm and 0.5mm PITCH PACKAGES.
- DIMENSION OF 44L "b" DIFFERENT WITH JEDEC SPEC (ASE: 0.22/0.30/0.38) (JEDEC: 0.30/0.37/0.45)

Chapter 11 Pinout

The figures below demonstrate the pinouts for packages of the FC4150F1M_B.

Figure 20. 144LQFP pinout




Figure 21. 100LQFP pinout





Figure 22. 64LQFP pinout



For detailed function pinout mapping, refer to the FC4150F1M_B Pinout.xlsx attached in the Reference Manual.

Table 33. FC4150F1M_B pin functions

| 64LQFP | 100LQFP | 144LQFP | Pin Name | Functions | | | | | | | | | | | | | | | | |
|--------|---------|---------|-----------|-----------|--------------------|-----|-----------|----------------|-------|-------|--------------|--------------|-----|---------------------------------------|------------------------|--------|--------|--------------|-----|----------------|
| | | | | ADC | AON TIMER | CMP | TRACE | EXTAL /XTAL | FCIIC | FCSPI | FCUART | FLEX CAN | FTU | FWM | JTAG/ SWD/ TRACE | OSC32K | TRGSEL | RTC | SCG | |
| - | 1 | 1 | PTE16 | ADC1_ SE6 | - | - | - | - | - | - | FCSPI2_ SIN | FCUART_1_RTS | - | FTU2_CH7 | - | - | - | TRGSEL_ OUT7 | - | - |
| - | 2 | 2 | PTE15 | ADC1_ SE2 | - | - | - | - | - | - | FCSPI2_ SCK | FCUART_1_CTS | - | FTU2_CH6 | - | - | - | TRGSEL_ OUT6 | - | - |
| 1 | 3 | 3 | PTD1 | ADC1_ SE5 | - | - | - | - | - | - | FCSPI1_ SIN | - | - | FTU0_CH3/ FTU2_CH1 | - | - | - | TRGSEL_ OUT2 | - | - |
| 2 | 4 | 4 | PTD0 | ADC1_ SE1 | - | - | TRACE_ D0 | - | - | - | FCSPI1_ SCK | - | - | FTU0_CH2/ FTU2_CH0 | - | - | - | TRGSEL_ OUT1 | - | - |
| - | 5 | 5 | PTE11 | ADC1_ SE4 | AONTIME R0_CLK1 | - | - | - | - | - | FCSPI2_ PCS0 | - | - | FTU2_CH5 | - | - | - | TRGSEL_ OUT5 | - | - |
| - | 6 | 6 | PTE10 | ADC1_ SE0 | - | - | - | - | - | - | FCSPI2_ PCS1 | - | - | FTU2_CH4 | - | - | - | TRGSEL_ OUT4 | - | SCG_C LKOUT |
| - | 7 | 7 | PTE13 | ADC0_ SE5 | - | - | - | - | - | - | FCSPI2_ PCS2 | - | - | FTU4_CH5 | - | - | - | - | - | - |
| 3 | 8 | 8 | PTE5 | ADC0_ SE1 | - | - | - | - | - | - | FCSPI1_ SOUT | - | - | FTU_TCK2/ FTU2_QD_PHA/ FTU2_CH3 | FWM_I N | - | - | - | - | - |
| 4 | 9 | 9 | PTE4 | ADC0_ SE4 | - | - | TRACE_ D1 | - | - | - | FCSPI1_ PCS0 | - | - | FTU2_QD_PHB/ FTU2_CH2 | FWM_ OUT_b | - | - | - | - | - |
| - | - | 10 | PTA25 | ADC0_ SE0 | - | - | - | - | - | - | FCSPI2_ SOUT | - | - | FTU5_CH0 | - | - | - | - | - | - |
| 5 | 10 | 11 | VDDA | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| | 11 | 12 | VREFH | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 6 | 12 | 13 | VREFL | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| | | 13 | VSSA | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| | | 14 | VSS | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 7 | 13 | 15 | VDD_ HV_A | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 8 | 14 | 16 | V11 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |

| 64LQFP | 100LQFP | 144LQFP | Pin Name | Functions | | | | | | | | | | | | | | | |
|--------|---------|---------|----------|-----------|-----------------|----------|----------|-------------|------------|-------------|-------------|-------------|----------------------------|--------|------------------|--------------|------------|-----|-----|
| | | | | ADC | AON TIMER | CMP | TRACE | EXTAL /XTAL | FCIIC | FCSPI | FCUART | FLEX CAN | FTU | FWM | JTAG/ SWD/ TRACE | OSC32K | TRGSEL | RTC | SCG |
| 9 | 15 | 17 | V25 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| - | 16 | 18 | VSS | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 10 | 17 | 19 | PTB7 | - | - | - | - | EXTAL | FCIIC0_SCL | - | - | - | - | - | - | - | - | - | - |
| 11 | 18 | 20 | PTB6 | - | - | - | - | XTAL | FCIIC0_SDA | - | - | - | - | - | - | - | - | - | - |
| - | - | 21 | PTA26 | - | - | CMP0_IN0 | - | - | - | FCSPI1_PCS0 | - | - | FTU5_CH1 | - | - | - | - | - | - |
| 12 | 19 | 22 | PTE14 | - | AONTIME RO_CLK1 | - | - | - | - | - | - | FLEXCAN0_RX | FTU2_CH7/FTU_FLT0 | - | - | OSC32K_XTAL | - | - | - |
| 13 | 20 | 23 | PTE3 | - | - | - | - | - | - | - | FCUART2_RX | - | FTU2_CH6/FTU_FLT1/FTU_TCK0 | FWM_IN | - | OSC32K_EXTAL | TRGSEL_IN6 | - | - |
| - | - | 24 | PTA27 | ADC0_SE2 | - | - | - | - | - | FCSPI1_SOUT | FCUART0_TX | FLEXCAN0_TX | FTU5_CH2 | - | - | - | - | - | - |
| - | 21 | 25 | PTE12 | ADC0_SE6 | - | CMP0_OUT | - | - | - | - | FCUART2_TX | - | FTU_FLT2 | - | - | - | - | - | - |
| - | - | 26 | PTA28 | ADC0_SE3 | - | - | - | - | - | FCSPI1_SCK | FCUART0_RX | FLEXCAN0_RX | FTU5_CH3 | - | - | - | - | - | - |
| - | 22 | 27 | PTD17 | ADC0_SE7 | - | - | - | - | - | - | FCUART2_RX | - | FTU_FLT3 | - | - | - | - | - | - |
| - | - | 28 | PTA29 | ADC0_SE8 | - | - | - | - | - | FCSPI1_SIN | FCUART2_TX | - | FTU5_CH4 | - | - | - | - | - | - |
| - | - | 29 | PTA30 | ADC0_SE9 | - | - | - | - | - | FCSPI0_SOU | FCUART2_RX | - | FTU5_CH5 | - | - | - | - | - | - |
| 14 | 23 | 30 | PTD16 | ADC0_SE10 | - | - | TRACE_D2 | - | - | FCSPI0_SIN | - | - | FTU0_CH1 | - | - | - | - | - | - |
| 15 | 24 | 31 | PTD15 | ADC0_SE11 | - | CMP0_IN1 | TRACE_D3 | - | - | FCSPI0_SCK | FCUART2_RTS | - | FTU0_CH0 | - | - | - | - | - | - |

| 64LQFP | 100LQFP | 144LQFP | Pin Name | Functions | | | | | | | | | | | | | | | |
|--------|---------|---------|--------------|---------------|--------------------|--------------|------------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------------|-----|------------------------|--------|----------------|----------------|-----|
| | | | | ADC | AON TIMER | CMP | TRACE | EXTAL /XTAL | FCIIC | FCSPI | FCUART | FLEX CAN | FTU | FWM | JTAG/ SWD/ TRACE | OSC32K | TRGSEL | RTC | SCG |
| 16 | 25 | 32 | PTE9 | ADC0_ SE12 | - | CMP0_ IN2 | TRACE_ CLKOUT | - | - | FCSPI0 _PCS0 | FCUART 2_CTS | - | FTU0_CH7 | - | - | - | - | - | |
| - | - | 33 | VSS | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | |
| - | - | 34 | VDD_ HV_A | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | |
| - | - | 35 | PTA31 | ADC0_ SE13 | - | CMP0_ IN3 | - | - | - | FCSPI0 _PCS1 | - | - | FTU5_CH6 | - | - | - | - | - | |
| - | - | 36 | PTB18 | - | - | CMP0_ IN4 | - | - | - | FCSPI1 _PCS1 | - | - | FTU5_CH7 | - | - | - | - | - | |
| - | - | 37 | PTB20 | ADC0_ SE14 | - | - | - | - | - | FCUART 1_TX | - | - | FTU2_CH5 | - | - | - | - | SCG_C LKOUT | |
| - | - | 38 | PTB21 | ADC0_ SE15 | - | - | - | - | - | FCUART 1_RX | - | - | FTU2_CH4 | - | - | - | - | RTC_C LKOUT | |
| 17 | 26 | 39 | PTE8 | - | - | - | - | - | - | FCSPI0 _SCK | - | - | FTU0_CH6 | - | - | - | - | - | |
| 18 | 27 | 40 | PTB5 | - | - | - | - | - | FCIIC1 _SCL | FCSPI0 _PCS0 | - | - | FTU0_CH5 | - | - | - | TRGSEL_ IN0 | SCG_C LKOUT | |
| 19 | 28 | 41 | PTB4 | - | - | - | - | - | FCIIC1 _SDA | FCSPI0 _SOUT | - | - | FTU0_CH4 | - | - | - | TRGSEL_ IN1 | - | |
| 20 | 29 | 42 | PTC3 | - | - | - | - | - | - | FCUART 0_TX | FLEXCAN 0_TX | - | FTU0_CH3 | - | - | - | - | - | |
| 21 | 30 | 43 | PTC2 | - | - | - | TRACE_ CLKOUT | - | - | - | FCUART 0_RX | FLEXCAN 0_RX | FTU0_CH2 | - | - | - | - | - | |
| 22 | 31 | 44 | PTD7 | - | - | - | TRACE_ D0 | - | - | FCSPI0 _SIN | FCUART 2_TX | - | - | - | - | - | - | - | |
| 23 | 32 | 45 | PTD6 | - | - | - | - | - | - | FCSPI3 _SCK | FCUART 2_RX | - | FTU_FLT4 | - | - | - | - | - | |
| 24 | 33 | 46 | PTD5 | - | AONTIME R0_CLK2 | - | - | - | - | FCSPI3 _SIN | - | - | FTU2_CH3/ FTU_FLT5 | - | - | - | TRGSEL_ IN7 | - | |

| 64LQFP | 100LQFP | 144LQFP | Pin Name | Functions | | | | | | | | | | | | | | | |
|--------|---------|---------|-----------|-----------|--------------|-----|-----------|----------------|-------------|--------------|--------------|--------------|--------------------------|-----|------------------------|--------|-------------|----------------|-----|
| | | | | ADC | AON TIMER | CMP | TRACE | EXTAL /XTAL | FCIIC | FCSPI | FCUART | FLEX CAN | FTU | FWM | JTAG/ SWD/ TRACE | OSC32K | TRGSEL | RTC | SCG |
| - | 34 | 47 | PTD12 | - | - | - | TRACE_ D1 | - | - | FCSPI3 _SOUT | FCUART 2_RTS | - | FTU2_CH2 | - | - | - | - | - | |
| - | 35 | 48 | PTD11 | - | - | - | TRACE_ D2 | - | - | FCSPI3 _PCS0 | FCUART 2_CTS | - | FTU2_CH1/ FTU2_QD_PHA | - | - | - | - | - | |
| - | 36 | 49 | PTD10 | - | - | - | TRACE_ D3 | - | - | FCSPI3 _PCS1 | - | - | FTU2_CH0/ FTU2_QD_PHB | - | - | - | - | SCG_C LKOUT | |
| - | 37 | 50 | VSS | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | |
| - | 38 | 51 | VDD_ HV_B | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | |
| - | 39 | 52 | V11 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | |
| 25 | 40 | 53 | PTC1 | - | - | - | - | - | - | FCSPI2 _SOUT | FCUART 3_TX | - | FTU0_CH1/ FTU1_CH7 | - | - | - | - | - | |
| - | 41 | 54 | PTC0 | - | - | - | - | - | - | FCSPI3 _PCS2 | - | - | FTU0_CH0/ FTU1_CH6 | - | - | - | - | - | |
| 26 | 42 | 55 | PTD9 | - | - | - | - | - | FCIIC1 _SCL | FCSPI2 _PCS1 | FCUART 3_RX | - | FTU1_CH5 | - | - | - | - | - | |
| - | 43 | 56 | PTD8 | - | - | - | - | - | FCIIC1 _SDA | FCSPI2 _PCS2 | FCUART 4_RX | - | FTU1_CH4 | - | - | - | - | - | |
| 27 | 44 | 57 | PTC17 | - | - | - | - | - | - | FCSPI2 _PCS3 | FCUART 4_TX | FLEXCAN 2_TX | FTU_FLT6 | - | - | - | - | - | |
| 28 | 45 | 58 | PTC16 | - | - | - | - | - | - | FCSPI2 _SIN | FCUART 5_RX | FLEXCAN 2_RX | FTU_FLT7 | - | - | - | - | - | |
| - | - | 59 | PTB22 | - | - | - | - | - | - | FCSPI3 _PCS3 | FCUART 1_TX | - | FTU_FLT8 | - | - | - | - | - | |
| 29 | 46 | 60 | PTC15 | - | - | - | - | - | - | FCSPI2 _SCK | FCUART 5_TX | - | FTU1_CH3 | - | - | - | TRGSEL_ IN8 | - | |
| - | - | 61 | PTB23 | - | - | - | - | - | - | - | FCUART 1_RX | - | FTU_FLT9 | - | - | - | - | - | |
| 30 | 47 | 62 | PTC14 | - | - | - | - | - | - | FCSPI2 _PCS0 | - | - | FTU1_CH2 | - | - | - | TRGSEL_ IN9 | - | |

| 64LQFP | 100LQFP | 144LQFP | Pin Name | Functions | | | | | | | | | | | | | | | |
|--------|---------|---------|--------------|---------------|--------------------|-----|-------|----------------|-------|-----------------|-----------------|-----------------|--------------------------|-----|------------------------|--------|-----------------|-----|-----|
| | | | | ADC | AON TIMER | CMP | TRACE | EXTAL /XTAL | FCIIC | FCSPI | FCUART | FLEX CAN | FTU | FWM | JTAG/ SWD/ TRACE | OSC32K | TRGSEL | RTC | SCG |
| - | - | 63 | PTB25 | - | - | - | - | - | - | FCSPI2 _PCS0 | - | - | FTU1_CH2 | - | - | - | - | - | |
| 31 | 48 | 64 | PTB3 | - | - | - | - | - | - | FCSPI0 _SIN | - | - | FTU1_CH1/ FTU1_QD_PHA | - | - | - | TRGSEL_ IN2 | - | |
| - | - | 65 | PTB27 | - | - | - | - | - | - | FCSPI2 _SOUT | - | - | - | - | - | - | - | - | |
| - | - | 66 | PTB28 | - | - | - | - | - | - | FCSPI2 _SIN | - | - | - | - | - | - | - | - | |
| - | - | 67 | VSS | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | |
| - | - | 68 | VDD_ HV_A | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | |
| - | - | 69 | PTB29 | - | - | - | - | - | - | FCSPI2 _SCK | - | - | FTU1_CH0/ FTU1_QD_PHB | - | - | - | TRGSEL_ IN3 | - | |
| 32 | 49 | 70 | PTC13 | ADC1_ SE15 | - | - | - | - | - | - | FCUART 2_RTS | - | FTU3_CH7/ FTU2_CH7 | - | - | - | TRGSEL_ OUT6 | - | |
| - | 50 | 71 | PTC12 | - | - | - | - | - | - | - | FCUART 2_CTS | - | FTU3_CH6/ FTU2_CH6 | - | - | - | TRGSEL_ OUT5 | - | |
| - | - | 72 | PTC19 | - | - | - | - | - | - | FCSPI2 _PCS1 | - | - | - | - | - | - | - | - | |
| - | - | 73 | PTC23 | - | - | - | - | - | - | FCSPI0 _SCK | - | - | - | - | - | - | - | - | |
| - | 51 | 74 | PTC11 | - | - | - | - | - | - | FCSPI1 _PCS0 | - | - | FTU3_CH5/ FTU4_CH2 | - | - | - | TRGSEL_ IN10 | - | |
| - | 52 | 75 | PTC10 | ADC1_ SE14 | - | - | - | - | - | - | - | - | FTU3_CH4 | - | - | - | TRGSEL_ IN11 | - | |
| - | - | 76 | PTC27 | - | - | - | - | - | - | - | - | - | FTU4_CH4 | - | - | - | - | - | |
| 33 | 53 | 77 | PTB1 | ADC1_ SE13 | - | - | - | - | - | FCSPI0 _SOUT | FCUART 0_TX | FLEXCAN 0_TX | FTU_TCK0/ FTU4_CH5 | - | - | - | - | - | |
| 34 | 54 | 78 | PTB0 | ADC1_ SE12 | AONTIME R0_CLK3 | - | - | - | - | FCSPI0 _PCS0 | FCUART 0_RX | FLEXCAN 0_RX | FTU4_CH6 | - | - | - | - | - | |

| 64LQFP | 100LQFP | 144LQFP | Pin Name | Functions | | | | | | | | | | | | | | | | |
|--------|---------|---------|--------------|---------------|--------------|-----|-------|----------------|----------------|-----------------|------------------------------------|-------------|-----|------------------------|------------------------|--------|--------|-----------------|-----|---|
| | | | | ADC | AON TIMER | CMP | TRACE | EXTAL /XTAL | FCIIC | FCSPI | FCUART | FLEX CAN | FTU | FWM | JTAG/ SWD/ TRACE | OSC32K | TRGSEL | RTC | SCG | |
| - | - | 79 | PTC28 | - | - | - | - | - | - | - | - | - | - | FTU4_CH7 | - | - | - | - | - | - |
| 35 | 55 | 80 | PTC9 | - | - | - | - | - | - | FCSPI1 _SOUT | FCUART 1_TX/ FCUART 0_RTS | - | - | FTU_FLT10/ FTU5_CH0 | - | - | - | - | - | - |
| 36 | 56 | 81 | PTC8 | - | - | - | - | - | - | FCSPI1 _SIN | FCUART 1_RX/ FCUART 0_CTS | - | - | FTU_FLT11/ FTU5_CH1 | - | - | - | - | - | - |
| - | - | 82 | PTC29 | - | - | - | - | - | - | - | - | - | - | FTU5_CH2 | - | - | - | - | - | - |
| 37 | 57 | 83 | PTA7 | - | - | - | - | - | - | FCSPI1 _SCK | FCUART 1_RTS | - | - | FTU_FLT12/ FTU5_CH3 | - | - | - | - | - | - |
| - | - | 84 | PTC30 | ADC1_ SE11 | - | - | - | - | - | - | - | - | - | FTU5_CH4 | - | - | - | - | - | - |
| 38 | 58 | 85 | PTA6 | ADC1_ SE10 | - | - | - | - | - | FCSPI1 _PCS1 | FCUART 1_CTS | - | - | FTU_FLT13/ FTU5_CH5 | - | - | - | TRGSEL_ OUT4 | - | - |
| - | - | 86 | PTC31 | - | - | - | - | - | FCIIC1 _SDA | - | - | - | - | FTU5_CH6 | - | - | - | - | - | - |
| 39 | 59 | 87 | PTE7 | ADC1_ SE9 | - | - | - | - | - | - | - | - | - | FTU0_CH7/ FTU_FLT14 | - | - | - | TRGSEL_ OUT3 | - | - |
| - | - | 88 | PTD18 | ADC1_ SE8 | - | - | - | - | - | - | - | - | - | FTU5_CH7 | - | - | - | - | - | - |
| - | - | 89 | PTD19 | - | - | - | - | - | FCIIC1 _SCL | - | - | - | - | - | FWM_ OUT_b | - | - | - | - | - |
| 40 | 60 | 90 | VSS | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 41 | 61 | 91 | VDD_ HV_A | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| - | 62 | 92 | PTA17 | - | - | - | - | - | - | - | - | - | - | FTU0_CH6/ FTU_FLT15 | FWM_ OUT_b | - | - | - | - | - |

| 64LQFP | 100LQFP | 144LQFP | Pin Name | Functions | | | | | | | | | | | | | | | | |
|--------|---------|---------|----------|-------------------------|--------------|-----|-------|----------------|-------|------------|-------------|-------------|--------------|-----------|------------------------|--------|--------|-------------|-----|---|
| | | | | ADC | AON TIMER | CMP | TRACE | EXTAL /XTAL | FCIIC | FCSPI | FCUART | FLEX CAN | FTU | FWM | JTAG/ SWD/ TRACE | OSC32K | TRGSEL | RTC | SCG | |
| - | 63 | 93 | PTB17 | - | - | - | - | - | - | - | FCSPI1_PCS3 | - | - | FTU0_CH5 | - | - | - | TRGSEL_OUT3 | - | - |
| - | 64 | 94 | PTB16 | ADC1_SE16 | - | - | - | - | - | - | FCSPI1_SOUT | - | - | FTU0_CH4 | - | - | - | - | - | - |
| - | 65 | 95 | PTB15 | ADC1_SE17 | - | - | - | - | - | - | FCSPI1_SIN | - | - | FTU0_CH3 | - | - | - | - | - | - |
| - | 66 | 96 | PTB14 | ADC1_SE18 | - | - | - | - | - | - | FCSPI1_SCK | - | - | FTU0_CH2 | - | - | - | - | - | - |
| 42 | 67 | 97 | PTB13 | ADC1_SE19 | - | - | - | - | - | - | - | - | FLEXCAN_2_TX | FTU0_CH1 | - | - | - | - | - | - |
| 43 | 68 | 98 | PTB12 | ADC1_SE20 | - | - | - | - | - | - | - | - | FLEXCAN_2_RX | FTU0_CH0 | - | - | - | - | - | - |
| - | - | 99 | PTD22 | ADC1_SE21 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| - | 69 | 100 | PTD4 | ADC1_SE22 | - | - | - | - | - | - | - | - | - | FTU_FLT16 | - | - | - | - | - | - |
| 44 | 70 | 101 | PTD3 | ADC1_SE23 | - | - | - | - | - | - | FCSPI1_PCS0 | - | - | FTU3_CH5 | - | - | - | TRGSEL_IN4 | - | - |
| 45 | 71 | 102 | PTD2 | ADC0_SE24 | - | - | - | - | - | - | - | - | - | FTU3_CH4 | - | - | - | TRGSEL_IN5 | - | - |
| - | - | 103 | PTD23 | ADC0_SE25 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 46 | 72 | 104 | PTA3 | ADC0_SE26 | - | - | - | - | - | FCIIC0_SCL | - | FCUART_0_TX | - | FTU3_CH1 | FWM_IN | - | - | - | - | - |
| 47 | 73 | 105 | PTA2 | ADC0_SE27 | - | - | - | - | - | FCIIC0_SDA | - | FCUART_0_RX | - | FTU3_CH0 | FWM_OUT_b | - | - | - | - | - |
| - | - | 106 | PTD24 | ADC0_SE31/ ADC1_SE31 | - | - | - | - | - | - | - | - | - | FTU3_CH3 | - | - | - | - | - | - |

| 64LQFP | 100LQFP | 144LQFP | Pin Name | Functions | | | | | | | | | | | | | | | |
|--------|---------|---------|----------|---------------------------------|--------------|-----|-------|----------------|-------|-----------------|-----------------|-----------------|--------------------------|-----|------------------------|--------|-----------------|-----|-----|
| | | | | ADC | AON TIMER | CMP | TRACE | EXTAL /XTAL | FCIIC | FCSPI | FCUART | FLEX CAN | FTU | FWM | JTAG/ SWD/ TRACE | OSC32K | TRGSEL | RTC | SCG |
| 48 | 74 | 107 | PTB10 | - | - | - | - | - | - | - | - | FLEXCAN 0_TX | FTU3_CH2/ FTU2_QD_PHA | - | - | - | TRGSEL_ OUT2 | - | - |
| - | 75 | 108 | PTB9 | ADC0_ SE30/ ADC1_ SE30 | - | - | - | - | - | - | - | - | FTU3_CH1 | - | - | - | TRGSEL_ OUT1 | - | - |
| - | - | 109 | PTD27 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 49 | 76 | 110 | PTB8 | ADC0_ SE29/ ADC1_ SE29 | - | - | - | - | - | - | FCUART 1_CTS | - | FTU3_CH0 | - | - | - | - | - | - |
| - | - | 111 | PTD28 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 50 | 77 | 112 | PTA1 | ADC0_ SE28/ ADC1_ SE28 | - | - | - | - | - | - | FCUART 0_RTS | - | FTU1_CH1/ FTU1_QD_PHA | - | - | - | TRGSEL_ OUT0 | - | - |
| - | - | 113 | PTD29 | ADC1_ SE27 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| - | 78 | 114 | PTA0 | ADC1_ SE26 | - | - | - | - | - | - | FCUART 0_CTS | - | FTU2_CH1/ FTU2_QD_PHA | - | - | - | TRGSEL_ OUT3 | - | - |
| - | - | 115 | PTD30 | ADC1_ SE25 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 51 | 79 | 116 | PTC7 | ADC1_ SE24 | - | - | - | - | - | - | FCUART 1_TX | FLEXCAN 1_TX | FTU3_CH3/ FTU1_QD_PHA | - | - | - | - | - | - |
| 52 | 80 | 117 | PTC6 | ADC0_ SE23 | - | - | - | - | - | - | FCUART 1_RX | FLEXCAN 1_RX | FTU3_CH2/ FTU1_QD_PHB | - | - | - | - | - | - |
| - | 81 | 118 | PTA16 | ADC0_ SE22 | - | - | - | - | - | FCSPI1 _PCS2 | - | - | FTU1_CH3 | - | - | - | - | - | - |
| - | 82 | 119 | PTA15 | ADC0_ SE21 | - | - | - | - | - | FCSPI2 _PCS3 | - | - | FTU1_CH2 | - | - | - | TRGSEL_ OUT0 | - | - |

| 64LQFP | 100LQFP | 144LQFP | Pin Name | Functions | | | | | | | | | | | | | | | |
|--------|---------|---------|--------------|---------------|--------------------|-----|-------|----------------|----------------|-----------------|-----------------|-----------------|--------------------------|------------|------------------------|--------|-----------------|-----|----------------|
| | | | | ADC | AON TIMER | CMP | TRACE | EXTAL /XTAL | FCIIC | FCSPI | FCUART | FLEX CAN | FTU | FWM | JTAG/ SWD/ TRACE | OSC32K | TRGSEL | RTC | SCG |
| 53 | 83 | 120 | PTE6 | ADC0_ SE20 | - | - | - | - | - | - | FCUART 1_RTS | - | FTU3_CH7 | - | - | - | - | - | |
| - | 84 | 121 | PTE2 | ADC0_ SE19 | AONTIME R0_CLK3 | - | - | - | - | - | FCUART 1_CTS | - | FTU3_CH6 | - | - | - | - | - | |
| - | 85 | 122 | VSS | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | |
| - | 86 | 123 | VDD_ HV_A | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | |
| - | 87 | 124 | V11 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | |
| - | - | 125 | PTE19 | ADC0_ SE18 | - | - | - | - | FCIIC0 _SCL | - | - | - | - | - | - | - | TRGSEL_ IN12 | - | SCG_C LKOUT |
| - | - | 126 | PTE20 | ADC0_ SE17 | - | - | - | - | FCIIC0 _SDA | - | - | - | FTU4_CH0 | - | - | - | - | - | - |
| 54 | 88 | 127 | PTA14 | - | AONTIME R0_CLK2 | - | - | - | - | - | FCUART 0_TX | - | FTU_FLT17 | FWM_I N | - | - | TRGSEL_ IN13 | - | - |
| - | - | 128 | PTE21 | ADC0_ SE16 | AONTIME R0_CLK3 | - | - | - | - | - | FCUART 0_RTS | FLEXCAN 0_TX | FTU4_CH1 | - | - | - | - | - | - |
| - | - | 129 | PTE22 | - | - | - | - | - | - | - | FCUART 0_CTS | FLEXCAN 0_RX | FTU4_CH2 | - | - | - | - | - | - |
| 55 | 89 | 130 | PTA13 | - | - | - | - | - | - | - | FCUART 0_RX | FLEXCAN 1_TX | FTU1_CH7/ FTU2_QD_PHA | - | - | - | - | - | - |
| - | - | 131 | PTE23 | - | - | - | - | - | - | FCSPI0 _PCS3 | - | - | FTU4_CH3 | - | - | - | - | - | - |
| - | - | 132 | PTE24 | - | - | - | - | - | - | FCSPI0 _PCS2 | - | FLEXCAN 2_TX | FTU4_CH4 | - | - | - | - | - | - |
| - | - | 133 | PTE25 | - | - | - | - | - | - | FCSPI0 _PCS1 | - | FLEXCAN 2_RX | FTU4_CH5 | - | - | - | - | - | - |
| 56 | 90 | 134 | PTA12 | - | - | - | - | - | - | FCSPI0 _SOUT | - | FLEXCAN 1_RX | FTU1_CH6/ FTU2_QD_PHB | - | - | - | - | - | - |
| 57 | 91 | 135 | PTA11 1 | - | - | - | - | - | - | FCSPI0 _PCS0 | - | - | FTU1_CH5 | - | - | - | - | - | - |

| 64LQFP | 100LQFP | 144LQFP | Pin Name | Functions | | | | | | | | | | | | | | | | |
|--------|---------|---------|-------------------|--------------|--------------------|--------------|-------|----------------|----------------|----------------|-----------------------------------|-------------|-----|--------------------------|------------------------|--------------------------------|--------|-----------------|----------------|---|
| | | | | ADC | AON TIMER | CMP | TRACE | EXTAL /XTAL | FCIIC | FCSPI | FCUART | FLEX CAN | FTU | FWM | JTAG/ SWD/ TRACE | OSC32K | TRGSEL | RTC | SCG | |
| 58 | 92 | 136 | PTA10 | - | AONTIME RO_CLK1 | - | - | - | FCIIC0 _SCL | - | - | - | - | FTU1_CH4 | - | JTAG_ TDO/T RACE_ SWO | - | - | - | - |
| 59 | 93 | 137 | PTE1 | - | - | - | - | - | FCIIC1 _SCL | FCSPI0 _SIN | FCUART 0_RTS | - | - | FTU_FLT18 | - | - | - | - | - | - |
| 60 | 94 | 138 | PTE0 | - | - | - | - | - | FCIIC1 _SDA | FCSPI0 _SCK | FCUART 0_CTS | - | - | FTU_TCK1/ FTU_FLT19 | - | - | - | - | - | - |
| 61 | 95 | 139 | PTC5 | - | - | - | - | - | FCIIC0 _SDA | - | - | - | - | FTU2_CH0/ FTU2_QD_PHB | - | JTAG_ TDI | - | - | RTC_C LKOUT | - |
| 62 | 96 | 140 | PTC4 | - | - | - | - | - | - | - | - | - | - | FTU1_CH0/ FTU1_QD_PHB | FWM_I N | JTAG_ TCLK/ SWD_ CLK | - | TRGSEL_ IN14 | RTC_C LKOUT | - |
| 63 | 97 | 141 | PTA5 ² | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 64 | 98 | 142 | PTA4 | - | - | CMP0_ OUT | - | - | - | - | - | - | - | - | FWM_ OUT_b | JTAG_ TMS/S WD_DI O | - | TRGSEL_ OUT7 | - | - |
| - | 99 | 143 | PTA9 | ADC1_ SE7 | - | - | - | - | - | - | FCUART 2_TX/ FCUART 0_TX | - | - | FTU_FLT20 | - | - | - | - | - | - |
| - | 100 | 144 | PTA8 | ADC1_ SE3 | - | - | - | - | - | - | FCUART 2_RX/ FCUART 0_RX | - | - | FTU_FLT21 | - | - | - | - | - | - |

Note: 1. The function "NMI_b" is mapped to the pin "PTA11" only;

2. The function "RESET_b" is mapped to the pin "PTA5" only.

Revision History

| Revision | Date | Changes |
|----------|------------|--------------|
| A0 | 2024/05/31 | PPAP release |

Flagchip

Contact Us

Headquarters:

Room 213, 2nd Floor, Suite Z104, Building 2, NO.78, East Jinshan RD, New District, Suzhou, Jiangsu 215011, P.R. China

Website: www.flagchip.com.cn

TEL: +86-512-66166689

Disclaimer

This document is the property of the Suzhou Flagchip Semiconductor Co., Ltd. (hereinafter referred to as "Flagchip"). Any information provided in this document is only for reference purposes.

Except as expressly provided herein, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Flagchip. Flagchip hereby disclaims any responsibilities for any losses, expenses, claims, damages, and liabilities related to the use of the information. All information described herein is subject to change without further notice.

ARM and Cortex are registered trademarks of ARM Limited. All other trademarks mentioned in this document are the property of their respective owners.