

Application Note: AN_SY8034


High Efficiency 6V, 3A continuous, 1MHz Synchronous Step Down Regulator

General Description

The SY8034 is a high-efficiency, high frequency synchronous step-down DC-DC regulator IC capable of delivering up to 3A output current. The SY8034 operates over a wide input voltage range from 2.7V to 6V and integrate main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

Low output voltage ripple and small external inductor and capacitor sizes are achieved with greater than 1MHz switching frequency.

Ordering Information



Ordering Number	Package type	Note
SY8034DFC	DFN2x2-8	

Features


- Low $R_{DS(ON)}$ for internal switches (top/bottom):115m Ω /95m Ω
- 3A continuous load current capability
- 2.7-6V input voltage range
- High switching frequency minimizes the external components: 1MHz


1

- Internal softstart limits the inrush current
- Reliable hic-cup mode for hard short circuit protection
- 100% dropout operation
- RoHS Compliant and Halogen Free
- Compact package: DFN2x2-8

Applications

- LCD TV
- Set Top Box
- Net PC
- Mini-Notebook PC
- Access Point Router





Absolute Maximum Ratings (Note 1)

SILERGY

Pinout (top view)


Supply Input Voltage, LX	7V
Enable, FB Voltage	7V
Power Dissipation, PD @ TA = 25°C DFN2x2-8 FC,	1W
Package Thermal Resistance (Note 2)	
θ ја	120°C/W
θ JC	8.2°C/W
Junction Temperature Range	150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	
Dynamic LX voltage in 10ns duration	

Recommended Operating Conditions (Note 3)

Supply Input Voltage 2.7V to 0	6V
Enable, FB VoltageV _{IN} +0.	.3V
Junction Temperature Range	
Ambient Temperature Range	5°C



Block Diagram





Electrical Characteristics


(VIN = 5V, VOUT = 2.5V, L = 2.2 μ H, COUT = 22 μ F, TA = 25°C, unless otherwise specified)


Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{IN}		2.7		6	V
Quiescent Current	IQ	IOUT=0, $V_{FB}=V_{REF} \cdot 105\%$		55		μΑ
Shutdown Current	I _{SHDN}	EN=0		0.1	1	μA
Feedback Reference Voltage	V _{REF}		0.588	0.6	0.612	V
PFET RON	R _{DS(ON)} ,P			115		mΩ
NFET RON	R _{DS(ON)} ,N			95		mΩ
PFET Current Limit	I _{LIM}		3.5		4.5	А
EN rising threshold	V _{ENH}		1.5			V
EN falling threshold	V_{ENL}				0.4	V
Input UVLO Threshold	VUVLO	Rising		2.55	2.65	V
		Falling	2.2	2.28		
Oscillator Frequency	F _{OSC}	I _{OUT} =500mA	0.85	1	1.15	MHz
PG High Delay Time				0.1	1	us
PG Rising Threshold				90		%V _{REF}
PG Under-voltage Threshold				90		%V _{REF}
PG Under-voltage Delay Time				20		us
PG Over-voltage Threshold			115	120	125	%V _{REF}
Over-voltage Protection Threshold			115	120	125	%V _{REF}
Over-voltage Deglitch Timeout	T _{OV}		10	20	30	μs
Min ON Time				75		ns
Max Duty Cycle			100			%
Soft Start Time	T _{SS}			1.0		ms
Output Discharge Switch On	R _{DISCH}			50		Ω
Resistance						
Thermal Shutdown Temperature	T _{SD}			150		°C

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note 2: Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: The device is not guaranteed to function outside its operating conditions.






Time (1ms/div)







Time (2ms/div)

Time (2ms/div)



Operation Principle

SY8034 is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low $R_{DS(ON)}$ power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.


Short Circuit Protection

After the soft start is over, if the output voltage falls below 40% of the regulation level. The frequency is folded back to about 30% of the nominal frequency and the current limit is folded back to 3A to prevent the inductor current from runaway and to reduce the power dissipation of the IC under short circuit conditions.

Feedback resistor dividers R1 and R2:

Choose R1 and R2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R1 and R2. A value of between 10k and 1M is highly recommended for both resistors. If Vout is 1.8V, R1=100k is chosen, then R2 can be calculated to be 50k.:

$$R_2 = \frac{0.6V}{V_{\text{OUT}} - 0.6V} R_1(\Omega)$$



Input capacitor CIN:

This ripple current through input capacitor is calculated as:

$$I_{\text{CIN}_{\text{RMS}}} = I_{\text{OUT}} \times \sqrt{D(1-D)}$$

This formula has a maximum at $V_{IN}=2V_{OUT}$ condition, where $I_{CIN_RMS}=I_{OUT}/2$. This simple worst-case condition is commonly used for DC/DC design.

With the maximum load current at 3.0A. A typical X5R or better grade ceramic capacitor with 10V rating and more than 1 pcs 22μ F capacitor can handle this

ripple current well. To minimize the potential noise problem, ceramic capacitor should really be placed close to the IN and GND pins. Care should be taken to minimize the loop area formed by CIN, and IN/GND pins

Output capacitor Cour:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 6.3V rating and greater than 22μ F capacitance.

Output inductor L:

There are several considerations in choosing this inductor.

 Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{\text{OUT}}(1 - V_{\text{OUT}}/V_{\text{IN,MAX}})}{F_{\text{SW}} \times I_{\text{OUT,MAX}} \times 40\%}$$

where Fsw is the switching frequency and $I_{\text{OUT},\text{MAX}}$ is the maximum load current.

The SY8034 regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

Isat, min > Iout, max +
$$\frac{V_{OUT}(1-V_{OUT}/V_{IN,MAX})}{2 \cdot F_{SW} \cdot L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50m Ω to achieve a good overall efficiency.

Enable Operation

Pulling the EN pin low (<0.4V) will shut down the device. During shut down mode, the SY8034 shutdown current drops to lower than 0.1uA. Driving the EN pin high (>1.5V) will turn on the IC again.

7

Load Transient Considerations:



The SY8034 regulator IC integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a 22pF ceramic cap in parallel with R1 may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.

Layout Design:

The layout design of SY8034 regulator is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC: C_{IN} , L, R_1 and R_2 .


1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.

2) C_{IN} must be close to Pins IN and GND. The loop area formed by C_{IN} and GND must be minimized.

3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.


4) The components R_1 , R_2 , and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.


5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a LiIon battery, it is desirable to add a pull down $1M\Omega$ resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.















Taping & Reel Specification

1. DFN2x2



2. Carrier Tape & Reel specification for packages



Others: NA

单击下面可查看定价,库存,交付和生命周期等信息

>>SILERGY(矽力杰)