

Applications Note: SY50131A


Flyback Regulator

With Primary Side CV/CC Control For Adapters and Chargers

General Description

SY50131A is a single stage Flyback controller targeting at Constant Current/Constant Voltage (CC/CV) applications. It integrates a 610V MOSFET to decrease physical volume. Both the output current and voltage are sensed by primary side signal process. SY50131A operates quasi-resonant mode and adaptive PWM/PFM control for highest average efficiency. In addition, SY50131A has cable compensation to regulate the output voltage for better load regulation at cable terminal. In order to reduce the no-load loss, the minimum switching frequency is down to 500Hz.

Ordering Information



Ordering Number	Package type	Note
SY50131AFAC	SO8	

Features


- Very tight PSR CC/CV regulation over entire operating range
- QR-mode operation for high efficiency
- PWM/PFM control for higher average efficiency
- Internal CC/CV loop compensation
- The self-adaption compensation for better stability
- Fast dynamic load transient response
- Cable compensation for better load regulation
- Low start up current: 4μA Max
- Minimum frequency limitation 500Hz
- No-load power is less than 50mW
- Reliable protections for OVP, OCP, SCP, OTP
- Integrated 610V MOSFET
- Compact package: SO8

Applications

- AC/DC adapters
- Battery Chargers

Recommended operating output power			
Products 90~264Vac 176~264Vac			
SY50131A	6W	9W	

Typical Applications




Note: Ground node of current sample resistor must be connected to the ground of bus line capacitor

Figure 1. Schematic Diagram



Pinout (top view)




(SO8)

Top Mark: BFKxyz (device code: BFK, x=year code, y=week code, z= lot number code)

Pin	Name	Description
1	VIN	Power supply pin.
2	GND	Ground pin.
3	VSEN	Inductor current zero-crossing detection pin. This pin receives the auxiliary winding voltage by a
3	VBEIV	resistor divider and detects the inductor current zero crossing point.
4	ISEN	Current sense pin. Connect this pin to the source of the primary switch.
5	DRAIN	Drain of the internal power MOSFET.
6	DRAIN	Drain of the internal power MOSFET.
7	DRAIN	Drain of the internal power MOSFET.
8	DRAIN	Drain of the internal power MOSFET.

Block Diagram





AN_SY50131A

Absolute Maximum Ratings (Note 1)	
VIN	
VSEN	
ISEN	
Supply Current I _{VIN}	
DRAIN	610V
Power Dissipation, @ TA = 25°C SO8	1.1W
Package Thermal Resistance (Note 2)	
$SO8$, θ _{JA}	
SO8, θ _{JC}	60°C/W
Junction Temperature Range	
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	
Recommended Operating Conditions	
VIN	
ISEN	
Junction Temperature Range	
Ambient Temperature Range	



Electrical Characteristics

 $(V_{VIN} = 12V \text{ (Note 3)}, T_A = 25^{\circ}\text{C unless otherwise specified)}$

Parameter $P_{\text{VIN}} = 12 \text{ V (Note 3)}, 1_{\text{A}} = 23 \text{ C unless}$	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Section		1				•
VIN operating range	V_{VIN_RANGE}		8.3		17.5	V
VINturn-on threshold	V_{VIN_ON}		13.5	14.5	15.5	V
VINturn-off threshold	V_{VIN_OFF}		6.3	7	8.3	V
VIN OVP voltage	V_{VIN_OVP}		17.5	19	20	V
Start up current	I_{ST}	V _{VIN} <v<sub>VIN_OFF</v<sub>		1.2	4	μΑ
Operating current	I _{VIN}	f=100kHz		1.5		mA
Quiescent current	IQ	f=500Hz	200	350	500	μΑ
Shunt current in OVP mode	I _{VIN_OVP}	$V_{VIN}>V_{VIN_OVP}$		17		mA
Current Feedback Modulator Sec	tion					
Internal reference voltage	V_{REF}		0.413	0.42	0.426	V
ISEN Pin Section						
Current limit voltage	V	$V_{FBV} < 0.4V$		0.7		V
Current mint voltage	V_{ISEN_LIM}	V _{FBV} >0.4V	0.9	1	1.1	V
Latch voltage for ISEN	V _{ISEN_EX}			2		V
VSEN Pin Section	•					
OVP voltage threshold	V _{VSEN_OVP}		1.37	1.45	1.53	V
Internal reference voltage	V _{VSEN_REF}		1.237	1.25	1.263	V
Cable compensation coefficient	K ₃			17.5		μA/V
Integrated MOSFET Section						
Breakdown voltage	V_{BV}	$V_{GS} = 0V, I_{DS} = 250 \mu A$	610			V
Static Drain-Source On-Resistance	R _{DSON}	$V_{GS}=12V, I_{DS}=0.1A$		9	11.25	Ω
Drain current	I_{DS}				0.43	A
Switching Section						
Max ON Time	T _{ON_MAX}			24		μs
Min ON Time	T _{ON_MIN}			350		ns
Max OFF Time	T _{OFF_MAX}		1.8	2.5	3.1	ms
Min OFF Time	T _{OFF_MIN}			1.6	2.2	μs
Minimum switching period	T _{PERIOD_MIN}		7	8	9	μs
Thermal Section						
Thermal shutdown temperature	T_{SD}			150		°C

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^{\circ}\text{C}$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on "2 x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal via to bottom layer ground plane.

Note 3: Increase VIN pin voltage gradually higher than $V_{\text{VIN ON}}$ voltage then turn down to 12V.



Operation

SY50131A is a high performance Flyback controller with primary side control and constant current and constant voltage regulation.

It integrates a 610V MOSFET to decrease physical volume.

The Device provides primary side control to eliminate the opto-isolators or the secondary feedback circuits, which would cut down the cost of the system.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the integrated MOSFET at voltage valley; the start up current of the device is rather small ($4\mu A$ max) to reduce the standby power loss further.

In order to improve the stability, the self-adaption compensation is applied.

The device provides reliable protections such as VIN Over Voltage Protection, Short Circuit Protection (SCP), Over Temperature Protection (OTP), Output voltage OVP protection (OVP), VSEN pin short protection, etc.

SY50131A can be applied in AC/DC adapters, Battery Chargers and other consumer electronics.

SY50131A is available with SO8 package.

Applications Information

Start up

After AC supply or DC BUS is powered on, the capacitor C_{VIN} across VIN and GND pin is charged up by BUS voltage through a start up resistor R_{ST} . Once V_{VIN} rises up to V_{VIN_ON} , the internal blocks start to work. V_{VIN} will be pulled down by internal consumption of IC until the auxiliary winding of Flyback transformer could supply enough energy to maintain V_{VIN} above V_{VIN} off.

The whole start up procedure is divided into two sections shown in Fig.2. t_{STC} is the C_{VIN} charged up section, and t_{STO} is the output voltage built-up section. The start up time t_{ST} composes of t_{STC} and t_{STO} , and usually t_{STO} is much smaller than t_{STC} .




Fig.2 Start up

The start up resistor R_{ST} and C_{VIN} are designed by rules below:

(a) Preset start-up resistor R_{ST} , make sure that the current through R_{ST} is larger than I_{ST} and smaller than I_{VIN_OVP}

$$\frac{V_{\text{BUS}}}{I_{\text{VIN OVP}}} < R_{\text{ST}} < \frac{V_{\text{BUS}}}{I_{\text{ST}}} (1)$$

Where V_{BUS} is the BUS line voltage.

(b) Select C_{VIN} to obtain an ideal start up time $t_{ST,}$ and ensure the output voltage is built up at one time.

$$C_{VIN} = \frac{\left(\frac{V_{BUS}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VIN, ON}} (2)$$

(c) If the C_{VIN} is not big enough to build up the output voltage at one time. Increase C_{VIN} and decrease R_{ST} , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.

Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Flyback transformer can not supply enough energy to VIN pin, V_{VIN} will drop down. Once V_{VIN} is below V_{VIN} OFF, the IC will stop working.

Quasi-Resonant operation(valley detection)

QR mode operation provides low turn-on switching losses for Flyback converter.






Fig.3 QR mode operation

The voltage across drain and source of the primary integrated MOSFET is reflected by the auxiliary winding of the Flyback transformer. VSEN pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage on VSEN pin across zero, the MOSFET would be turned on after 400ns delay.

Output voltage control(CV control)

In order to achieve primary side constant voltage control, the output voltage is detected by the auxiliary winding voltage.




Fig.4 VSEN pin connection

As shown in Fig.5, during OFF time, the voltage across the auxiliary winding is

$$V_{AUX} = (V_{OUT} + V_{D_{-}F}) \times \frac{N_{AUX}}{N_{s}}$$
 (3)

 N_{AUX} is the turns of auxiliary winding; N_S is the turns of secondary winding; V_{D_F} is the forward voltage of the power diode.

At the current zero-crossing point, V_{D_F} is nearly zero, so V_{OUT} is proportional with V_{AUX} exactly. The voltage of this point is sampled by the IC as the feedback of output voltage. The resistor divider is designed by

$$\frac{V_{\text{VSEN_REF}}}{V_{\text{OUT}}} = \frac{R_{\text{VSEND}}}{R_{\text{VSENIL}} + R_{\text{VSEND}}} \times \frac{N_{\text{AUX}}}{N_{\text{S}}}$$
(4)

Where V_{VSEN REF} is the internal voltage reference.




Fig.5 Auxiliary winding voltage waveforms

Output current control (CC control)

The output current is regulated by SY50131A with primary side detection technology, the maximum output current $I_{\text{OUT LIM}}$ can be set by

$$I_{OUT_LIM} = \frac{k_1 \times V_{REF} \times N_{PS}}{R_S}$$
 (5)

Where k_1 is the output current weight coefficient; V_{REF} is the internal reference voltage; R_S is the current sense resistor.


 $k_{\rm l}$ and $V_{\rm REF}$ are all internal constant parameters, I_{OUT_LIM} can be programmed by N_{PS} and $R_{S}.$

$$R_{s} = \frac{k_{1} \times V_{REF} \times N_{PS}}{I_{OUT_LIM}}$$
 (6)

K₁ is set to 0.5



When over current operation or short circuit operation happens, the output current will be limited at I_{OUT_LIM}. The V-I curve is shown as Fig.6.



The IC provides line regulation modification function to improve line regulation performance of the output current.

Due to the sample delay of ISEN pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage ΔV_{ISEN_C} is added to ISEN pin during ON time to improve such performance. This ΔV_{ISEN_C} is adjusted by the upper resistor of the divider connected to VSEN pin.

$$\Delta V_{\text{ISEN_C}} = V_{\text{BUS}} \times \frac{N_{\text{AUX}}}{N_{\text{P}}} \times \frac{1}{R_{\text{VSENIU}}} \times k_{2} (7)$$

Where R_{VSENU} is the upper resistor of the divider; k_2 is an internal constant as the modification coefficient.

The compensation is mainly related with $R_{VSENU},$ larger compensation is achieved with smaller $R_{VSENU}.$ Normally, R_{VSENU} ranges from $50k\Omega{\sim}150K\Omega.$

Cable compensation

SY50131A has cable compensation to regulate the output voltage for better load regulation at cable terminal. When the converter output load increases from no load to full load, the voltage drops on the output cable are compensated by decreasing the voltage feedback signals, which is shown by Fig. 7.




Fig. 7 Cable compensation

$$R_{\rm VSENU} = \frac{R_{\rm Cable}}{2k_{\rm 3} \cdot R_{\rm S}} \cdot \frac{N_{\rm P}}{N_{\rm S}} \cdot \frac{N_{\rm AUX}}{N_{\rm S}} \ (8)$$

 k_3 is set to 17.5 uA/V.

 R_{cable} is the resistance on the cable. The cable compensation effect can be adjusted by change the resistance of R_{VSENU} to achieve good load regulation of different output cables. The larger R_{VSENU} , the stronger cable compensation effect will be achieved.

If the output current is below 10% the OCP point, there is no cable compensation.

Short circuit protection (SCP)

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so valley signal cannot be detected by VSEN. There are two cases , the one is without valley detection, MOSFET cannot be turned on until maximum off time is reached. Once VSEN>1V, if MOSFET is turned on with maximum off-time for 16 times continuously which can not detected valley, IC will be shut down and discharge the VIN voltage, then enter into hiccup mode. Otherwise, if VSEN cannot larger than 1V, this "valley detection protection method" will not be effective, IC will shut down until VIN is below V_{VIN OFF} and enter into hiccup mode.

When the output voltage is not low enough to disable valley detection in short condition, SY50131A will operate in CC mode until VIN is below $V_{\rm IN\ OFF}$.

In order to guarantee SCP function not effected by voltage spike of auxiliary winding, a filter resistor $R_{\rm AUX}$ is needed.






Fig. 8 Filter resistor R_{AUX}

Output voltage OVP protection

The secondary maximum voltage is limited by the SY50131A.When the VSEN pin signal exceeds 1.45V, SY50131A will stop switching and discharge the VIN voltage. Once V_{VIN} is below $V_{\text{VIN}_\text{OFF}}$, the IC will shut down and then enter into hiccup mode.

VSEN pin short protection

The SY50131A has a protection against faults caused by a shorted VSEN pin or a shorted pull-down resistor. During start-up, the voltage on the VSEN pin is monitored. In normal situations, the voltage on the VSEN pin reaches the sense protection trigger level. When the VSEN voltage does not reach this level, the VSEN pin is shorted and the protection is activated. The IC stops switching and discharge the VIN voltage. Once $V_{\rm VIN}$ is below $V_{\rm VIN_OFF}$, the IC will shut down and then enter into hiccup mode. In order to ensure reliable detection, the pull-down resistor should larger than $2k\Omega$.

Power design

A few applications are shown as below.

Products	Input range	Oı	ıtput	Temperature rise
CX/50121	90Vac~264Vac	5W	5V/1A	40°C
SY50131	90Vac~264Vac	6.5W	5V/1.3A	50℃
A	90Vac~264Vac	7.0W	5V/1.4A	60℃

The test is operated in natural cooling condition at 25 $^{\circ}\mathrm{C}$ ambient temperature .

Power Device Design

When the operation condition is with maximum input voltage and full load, the voltage stress of secondary power diode is maximized;

$$V_{D_{_R_MAX}} = \frac{\sqrt{2}V_{AC_MAX}}{N_{PS}} + V_{OUT}(9)$$

Where V_{AC_MAX} is maximum input AC RMS voltage; N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the rated output voltage.

When the operation condition is with minimum input voltage and full load, the current stress of power diode is maximized.

$$I_{D_{PK_MAX}} = N_{PS} \times I_{P_{PK_MAX}} (10)$$

$$I_{DAVG} = I_{OUT} (11)$$

Where I_{P_PK_MAX} is maximum primary peak current, which will be introduced later.

Transformer (N_{PS} and L_M)

 N_{PS} is limited by the electrical stress of the internal power MOSFET:

$$N_{PS} \le \frac{V_{MOS_(BR)DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_{S}}{V_{OUT} + V_{D.F}}$$
 (12)

Where $V_{MOS_(BR)DS}$ is the breakdown voltage of the integrated MOSFET. V_{D_F} is the forward voltage of secondary power diode; ΔV_S is the overshoot voltage clamped by RCD snubber during OFF time.

In Quasi-Resonant mode, each switching period cycle t_S consists of three parts: current rising time t_1 , current falling time t_2 and quasi-resonant time t_3 shown in Fig.9.






Fig.9 Switching waveforms

When the operation condition is with minimum input AC RMS voltage and full load, the switching frequency is minimum frequency, the maximum peak current through integrated MOSFET and the transformer happens.

Once the minimum frequency f_{S_MIN} is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a) Select N_{PS}

$$N_{PS} \le \frac{V_{MOS_(BR)DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_{S}}{V_{OUT} + V_{DF}}$$
 (13)

- **(b)** Preset minimum frequency f_{S MIN}
- (c) Compute inductor L_M and maximum primary peak current $I_{P_PK_MAX}$

$$\begin{split} I_{P_{PK_MAX}} = & \frac{2P_{OUT}}{\eta \times V_{DC_MIN}} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D_F})} (14) \\ + & \pi \sqrt{\frac{2P_{OUT}}{\eta} \times C_{Drain} \times f_{S_MIN}} \end{split}$$

$$L_{M} = \frac{2P_{OUT}}{\eta \times I_{P PK MAX}^{2} \times f_{S MIN}} (15)$$

Where C_{Drain} is the parasitic capacitance at drain of integrated MOSFET; η is the efficiency; P_{OUT} is rated full load power

(d) Compute current rising time t_1 and current falling time t_2

$$t_{1} = \frac{L_{M} \times I_{P_{-}PK_{-}MAX}}{V_{BUS}} (16)$$

$$t_{2} = \frac{L_{M} \times I_{P_{-}PK_{-}MAX}}{N_{PS} \times (V_{OUT} + V_{D_{-}F})} (17)$$

$$t_{S} = \frac{1}{f_{S_{-}MIN}} (18)$$

(e) Compute primary maximum RMS current I_{P_RMS_MAX} for the transformer fabrication.

$$I_{P_{-RMS_MAX}} = \frac{\sqrt{3}}{3} I_{P_{-PK_{-MAX}}} \times \sqrt{\frac{t_1}{t_S}}$$
 (19)

(f) Compute secondary maximum peak current $I_{S_PK_MAX}$ and RMS current $I_{S_RMS_MAX}$ for the transformer fabrication.

$$I_{S_{PK_MAX}} = N_{PS} \times I_{P_{PK_MAX}}$$
 (20)

$$I_{S_{-}RMS_{-}MAX} = \frac{\sqrt{3}}{3} N_{PS} \cdot I_{P_{-}PK_{-}MAX} \cdot \sqrt{\frac{t_{2}}{t_{S}}}$$
(21)

Transformer design (N_P,N_S,N_{AUX})

The design of the transformer is similar with ordinary Flyback transformer, the parameters below are necessary:

Necessary parameters	
Turns ratio	N _{PS}
Inductance	L_{M}
Primary maximum current	$I_{P_PK_MAX}$
Primary maximum RMS current	$I_{P_RMS_MAX}$
Secondary maximum RMS current	$I_{S_RMS_MAX}$

The design rules are as followed:

- (a) Select the magnetic core style, identify the effective area $A_{\rm e}$
- **(b)** Preset the maximum magnetic flux ΔB

 $\Delta B = 0.22 \sim 0.26 T$

(c) Compute primary turn N_P

$$N_{p} = \frac{L_{M} \times I_{P_PK_MAX}}{\Delta B \times A_{p}} (22)$$





(d) Compute secondary turn N_S

$$N_{\rm S} = \frac{N_{\rm P}}{N_{\rm PS}} (23)$$

(e) compute auxiliary turn $N_{\mbox{\scriptsize AUX}}$

$$N_{AUX} = N_S \times \frac{V_{VIN}}{V_{OUT}}$$
 (24)

Where V_{VIN} is the working voltage of VIN pin (11V~15V is recommended).

(f) Select an appropriate wire diameter

With $I_{P_RMS_MAX}$ and $I_{S_RMS_MAX}$, select appropriate wire to make sure the current density ranges from $4A/mm^2$ to $10A/mm^2$

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to **(a)** and redesign the transformer until the ideal transformer is achieved.

Input capacitor CBUS

Generally, the input capacitor C_{BUS} is selected by

$$C_{BUS} = 2 \sim 3\mu F / W$$

Or more accurately by

$$C_{\text{BUS}} = \frac{\arcsin(1 - \frac{\Delta V_{\text{BUS}}}{\sqrt{2} V_{\text{AC_MIN}}}) + \frac{\pi}{2}}{\pi} \times \frac{P_{\text{OUT}}}{\eta} \times \frac{1}{2f_{\text{IN}} V_{\text{AC_MIN}}^2 [1 - (1 - \frac{\Delta V_{\text{BUS}}}{\sqrt{2} V_{\text{AC_MIN}}})^2]}$$
(25)

Where ΔV_{BUS} is the voltage ripple of BUS line.

RCD snubber for MOSFET

The power loss of the snubber P_{RCD} is evaluated first

$$P_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D_F}}) + \Delta V_{\text{S}}}{\Delta V_{\text{S}}} \times \frac{L_{\text{K}}}{L_{\text{M}}} \times P_{\text{OUT}}$$
 (26)

Where N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the output voltage; V_{D_F} is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by RCD snubber; L_K is the leakage inductor; L_M is the

inductance of the Flyback transformer; P_{OUT} is the output power.

The R_{RCD} is related with the power loss:

$$R_{RCD} = \frac{(N_{PS} \times (V_{OUT} + V_{D_{_F}}) + \Delta V_{S})^{2}}{P_{PCD}} (27)$$

The C_{RCD} is related with the voltage ripple of the snubber $\Delta V_{C\ RCD}$:


$$C_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D_F}}) + \Delta V_{\text{S}}}{R_{\text{RCD}} f_{\text{S}} \Delta V_{\text{CRCD}}} (28)$$

Layout

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.

(b) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.

(c) The connection of primary ground is recommended as:



Ground \bigcirc : ground of BUS line capacitor

Ground ②: ground of bias supply capacitor

Ground ③: ground node of auxiliary winding

Ground 4: ground node of divider resistor

Ground 5: primary ground node of Y capacitor


Ground 6: ground node of current sample resistor.

Ground T: ground of IC GND.

(d) bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.



- (e) Loop of 'Source pin current sample resistor GND pin' should be kept as small as possible.
- (f) The resistor divider connected to VSEN pin is recommended to be put beside the IC.



Note: Ground node of current sample resistor must be connected to the ground of bus line capacitor



Design Notice

- 1. At no load, secondary side diode freewheeling time should be more than 1.8us.
- 2. VIN voltage prefer to larger than 11V for all conditions.
- 3. Some transformers structure may induce larger spike or larger ring on the current sample resistor at the initial of the primary switch turning on. This spike or ring may cause wrongly detection of the peak current and make the switch turn off earlier, so the accuracy feedback voltage sample cannot be guaranteed. The recommend structures are:0.5 Primary.---Shielding----Second.----Auxiliary.----0.5Primary.or Primary.----Shielding-----Second.----Auxiliary; Do not use the structure like 0.5Primary.----Auxiliary-----Second.----Shielding.----0.5Primary.
- 4. RCD snubber's influence:
 - At no load and light load, capacitor's voltage may be discharged to a small value, when primary switch turn off , peak current needs to charge the snubber capacitor, this will affect the feedback voltage sample and induce larger ripple or other issues. The recommend parameters is: When Imin(Imin=0.15V/Rs) is 0.1A, the snubber capacitor should not be larger than 330pF.
- 5. At heavy load, the peak-to-peak voltage at the Vsen pin should be less than approximately 100mVp-p after off-min time(1.8us). This can be guaranteed by decreasing the leakage inductance and using proper RCD snubber.
- 6. R_{VSENU} is the upper resistor of the divider .Normally, its value should be in $50k\Omega\sim150k\Omega$.
- 7. Because IC built in CC/CV loop, in order to ensure the stability, output capacitor should be in a range, that is Cout*(Vo/Io) should not be far away from 3.7m. For example, 5V2A output case, Cout=3.7/2.5=1480uF, the output capacitor should be in the range of 1270uF to 1680uF. In other hand, switching frequency ripple should also be considered. If switching frequency ripple is large, increase the capacitance properly or use low ESR capacitor.



Design Example

A design example of typical application is shown below step by step.(Cable Test)

#1. Identify design specification

Design Specification				
$V_{AC}(RMS)$ 90V~264V V_{OUT} 5V				
I_{OUT}	1A	η	80%	

#2. Transformer design (N_{PS}, L_M)

Refer to **Power Device Design**

Conditions			
V _{AC_MIN}	90V	V _{AC_MAX}	264V
$\Delta V_{ m S}$	70V	V _{MOS_(BR)DS}	610V
P _{OUT} (Max)	5W	$V_{D_{_}F}$	0.7V
C_{Drain}	100pF	f_{S_MIN}	50kHz
$\Delta V_{ m BUS}$	$30\%~V_{BUS_MIN}$		

(a)Compute turns ratio N_{PS} first

$$\begin{split} N_{PS} & \leq \frac{V_{MOS_(BR)DS} \times 90\% \text{--}\sqrt{2}V_{AC_MAX} \text{--}\Delta V_{S}}{V_{OUT} + V_{D_F}} \\ & = \frac{610V \times 0.9 \text{--}\sqrt{2} \times 264V \text{--}70V}{5V + 0.7V} \\ & = 18.535 \end{split}$$

 N_{PS} is set to

$$N_{PS} = 16.34$$

(b)f_{S MIN} is preset

$$f_{SMIN} = 50kHz$$

(c) Compute inductor L_{M} and maximum primary peak current $I_{P_PK_MAX}$

$$\begin{split} I_{P_{PK_MAX}} &= \frac{2P_{OUT}}{\eta \times \left(\sqrt{2}V_{AC_MIN} - \Delta V_{BUS}\right)} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D_F})} + \pi \sqrt{\frac{2P_{OUT}}{\eta}} \times C_{Drain} \times f_{S_MIN} \\ &= \frac{2 \times 5W}{0.80 \times (\sqrt{2} \times 90V - 0.3 \times \sqrt{2} \times 90V)} + \frac{2 \times 5W}{0.80 \times 16.34 \times (5V + 0.7V)} + \pi \times \sqrt{\frac{2 \times 5W}{0.80}} \times 100 pF \times 50 KHz \\ &= 0.299A \end{split}$$



$$\begin{split} L_{M} &= \frac{2P_{OUT}}{\eta \times I_{P_PK_MAX}^{2} \times f_{S_MIN}} \\ &= \frac{2 \times 5W}{0.80 \times (0.299A)^{2} \times 50 \text{kHz}} \\ &= 2.79 \text{mH} \end{split}$$

Set: $L_M=2.8mH$

(d) Compute current rising time t_1 and current falling time t_2

$$t_{_{1}} = \frac{L_{_{M}} \times I_{_{P_PK_MAX}}}{V_{_{RUS_MIN}}} = \frac{2.8 mH \times 0.299 A}{\sqrt{2} \times 90 V} = 6.585 \mu s$$

$$t_2 = \frac{L_M \times I_{P_PK_MAX}}{N_{PS} \times (V_{OUT} + V_{D_F})} = \frac{2.8 \text{mH} \times 0.299 \text{A}}{16.34 \times (5 \text{V} + 0.7 \text{V})} = 8.999 \mu \text{s}$$

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}} = \pi \times \sqrt{2.8 \text{mH} \times 100 \text{pF}} = 1.662 \mu \text{s}$$

$$t_{S} = t_{1} + t_{2} + t_{3} = 6.585 \mu s + 8.999 \mu s + 1.622 \mu s = 17.25 \mu s$$

(e) Compute primary maximum RMS current I_{P RMS MAX} for the transformer fabrication.

$$I_{P_{RMS_MAX}} = \frac{\sqrt{3}}{3} I_{P_{PK_MAX}} \times \sqrt{\frac{t_1}{t_S}} = \frac{\sqrt{3}}{3} \times 0.299 A \times \sqrt{\frac{6.585 \mu s}{17.25 \mu s}} = 0.107 A$$

(f) Compute secondary maximum peak current I_{S_PK_MAX} and RMS current I_{S_RMS_MAX} for the transformer fabrication.

$$I_{S_{PK_MAX}} = N_{PS} \times I_{P_{PK_MAX}} = 16.34 \times 0.299A = 4.89A$$

$$I_{S_{RMS_{MAX}}} = N_{PS} \times \frac{\sqrt{3}}{3} I_{P_{PK_{MAX}}} \times \sqrt{\frac{t_2}{t_S}} = 16.34 \times \frac{\sqrt{3}}{3} \times 0.299 A \times \sqrt{\frac{8.999 \mu s}{17.25 \mu s}} = 2.04 A$$

#3. Select secondary power diode

Refer to **Power Device Design**

Compute the voltage and the current stress of secondary power diode

$$V_{D_{_R_MAX}} = \frac{\sqrt{2}V_{AC_MAX}}{N_{PS}} + V_{OUT} = \frac{\sqrt{2} \times 264V}{16.34} + 5V = 27.849V$$

$$I_{D_{PK_MAX}} = N_{PS} \times I_{P_{PK_MAX}} = 16.34 \times 0.299A = 4.89A$$

$$I_{D \text{ AVG}} = 1.0 A$$

#4. Select the input capacitor C_{IN}

Refer to Input capacitor C_{BUS}



Known conditions at this step				
V _{AC MIN}	90V	$\Delta m V_{BUS}$	$30\% V_{BUS_MIN}$	

$$C_{_{BUS}} = \frac{\arcsin(1 - \frac{\Delta V_{_{BUS}}}{\sqrt{2}V_{_{AC_MIN}}}) + \frac{\pi}{2}}{\pi} \times \frac{P_{_{OUT}}}{\eta} \times \frac{1}{2f_{_{IN}}V_{_{AC_MIN}}^2[1 - (1 - \frac{\Delta V_{_{BUS}}}{\sqrt{2}V_{_{AC_MIN}}})^2]}$$

$$= \frac{\arcsin(1 - \frac{0.3 \times \sqrt{2} \times 90 \text{V}}{\sqrt{2} \times 90 \text{V}}) + \frac{\pi}{2}}{\pi} \times \frac{5 \text{W}}{0.80} \times \frac{1}{2 \times 50 \times 90 \text{V}^2 \times [1 - (1 - \frac{0.3 \times \sqrt{2} \times 90 \text{V}}{\sqrt{2} \times 90 \text{V}})^2]}$$

 $=11.3 \mu F$

Set: $C_{BUS}=11.5 \,\mu\text{F}$

Where ΔV_{BUS} is the voltage ripple of BUS line.

#5. Set VIN pin

Refer to Start up

Conditions			
$V_{\mathrm{BUS_MIN}}$	$90V \times \sqrt{2}$	$V_{\mathrm{BUS_MAX}}$	$264V \times \sqrt{2}$
I_{ST}	4μA (max)	V _{IN_ON}	14.5V (typical)
I _{VIN_OVP}	17mA (typical)	t_{ST}	2s (designed by user)

(a) R_{ST} is preset

$$R_{\text{ST}} < \frac{V_{\text{BUS_MIN}}}{I_{\text{sr.}}} = \frac{90V \times \sqrt{2}}{4\mu A} = 31.82 M\Omega$$
,

$$R_{ST} > \frac{V_{BUS_MAX}}{I_{VIN\ OVP}} = \frac{264V \times \sqrt{2}}{17mA} = 21.95k\Omega$$

Set R_{ST}

$$R_{ST}=6M$$

(b) Design C_{VIN}

$$C_{_{VIN}}\!=\!\frac{(\frac{V_{_{BUS_MIN}}}{R_{_{ST}}}\!-\!I_{_{ST}})\!\times\!t_{_{ST}}}{V_{_{VIN\ ON}}}\!=\!\frac{(\frac{90V\!\times\!\sqrt{2}}{6M\Omega}\!-\!4\mu A)\!\times\!2s}{14.5V}\!=\!2.37\mu F$$

Set C_{VIN}



 C_{VIN} =3.3 μ F

#6. Set current sense resistor to achieve ideal output current

Refer to Output current control (CC control)

Known conditions at this step				
k ₁ 0.5 N _{PS} 16.34				
V_{REF} 0.42V I_{OUT_LIM} 1.2A				

The current sense resistor is

$$R_{S} = \frac{k_{1} \times V_{REF} \times N_{PS}}{I_{OUT_LIM}}$$
$$= \frac{0.5 \times 0.42 V \times 16.34}{1.2A}$$
$$= 2.86\Omega$$

Set R_S

 $R_s = 2.4\Omega$

#7. Set VSEN pin

Refer to **Output voltage control(CV control)**

First compute R_{VSENU}

Conditions			
V _{OUT}	5V	$ m V_{VSEN_REF}$	1.25V
R _{Cable}	0.3Ω	N_{S}	12
N _{AUX}	31	K_3	17.5uA/V

$$R_{_{VSENU}} = \frac{N_{_{P}}}{N_{_{S}}} \cdot R_{_{Cable}} \cdot \frac{N_{_{AUX}}}{N_{_{S}}} \cdot \frac{1}{2K_{_{3}} \cdot R_{_{S}}} = 150.76 K\Omega$$

Set R_{VSENU}

$$R_{VSENU} = 100 \text{K}\Omega$$

Then compute R_{VSEND}


$$R_{\text{VSEND}} = \frac{R_{\text{VSENU}}}{\frac{V_{\text{OUT}}N_{\text{AUL}}}{V_{\text{VSEN_REF}}N_{\text{S}}}} - 1 = \frac{100K}{(\frac{5V \times 31}{1.25V \times 12} - 1)} = 10.75K$$

Set R_{VSEND}

$$R_{VSEND} = 10.56 k\Omega$$




#8. Final result





SO8 Package Outline & PCB Layout Design



Notes: All dimension in millimeter and exclude mold flash & metal burr.

单击下面可查看定价,库存,交付和生命周期等信息

>>SILERGY(矽力杰)